A Configuration for Output Voltage Boost of a Three-phase, 3-Level Multilevel Level Inverter

被引:0
作者
Odeh, Charles I. [1 ]
Davidson, Innocent E. [2 ]
机构
[1] Univ Nigeria, Dept Elect Engn, Nsukka, Nigeria
[2] Durban Univ Technol, Dept Elect Power Engn, Durban, South Africa
来源
2018 IEEE PES/IAS POWERAFRICA CONFERENCE | 2018年
关键词
Inverter; switched-capacitor; multilevel converter; total harmonic distortion; 5-LEVEL INVERTER; DEADBEAT CONTROL; REDUCED NUMBER; PWM CONTROL; CONVERTERS; TOPOLOGIES;
D O I
暂无
中图分类号
TE [石油、天然气工业]; TK [能源与动力工程];
学科分类号
0807 ; 0820 ;
摘要
This paper presents a three-phase multilevel voltage source inverter designed to boost the output voltage. In each phase, the proposed inverter is configured by inserting a capacitor bank at the output terminals of a modified H-bridge. With this configuration, 3 level phase-leg output voltage waveforms, whose peak values are twice the single-input voltage magnitude, can be generated; resulting in the syntheses of 5 level output line voltage waveforms. Low frequency switching scheme based on Fourier series analysis is used for the inverter control operation. The salient feature of the proposed circuit is its output voltage boosting capability and reduction in diode current path and hence conduction losses. The performance of the proposed inverter configuration is demonstrated through MATLAB/SIMULINK simulations and experimental results on a laboratory prototype with a DSP-based controller.
引用
收藏
页码:90 / 95
页数:6
相关论文
共 50 条
[31]   Three-Phase Multilevel Converter Voltage Quality Bounds [J].
Mehlmann, Gert ;
Ruderman, Alex ;
Herold, Gerhard .
2012 ELECTRIC POWER QUALITY AND SUPPLY RELIABILITY CONFERENCE (PQ), 2012, :57-64
[32]   Analysis of cascaded H-bridge multilevel inverter configuration with double level circuit [J].
Prabaharan, Natarajan ;
Palanisamy, Kaliannan .
IET POWER ELECTRONICS, 2017, 10 (09) :1023-1033
[33]   An efficient three-phase two-level voltage source inverter with the suppression of the dead time effect [J].
Wang, Qiang ;
Gong, Xiang ;
Wang, Youzheng .
INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2024, :1474-1490
[34]   Four-Level Three-Phase Inverter With Reduced Component Count for Low and Medium Voltage Applications [J].
Salem, Ahmed ;
Van Khang, Huynh ;
Robbersmyr, Kjell G. .
IEEE ACCESS, 2021, 9 :35151-35163
[35]   Novel Three-Phase Multilevel Inverter With Reduced Components for Low- and High-Voltage Applications [J].
Salem, Ahmed ;
Van Khang, Huynh ;
Robbersmyr, Kjell G. ;
Norambuena, Margarita ;
Rodriguez, Jose .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2021, 68 (07) :5978-5989
[36]   A Single-Phase, Pwm Multilevel Inverter With Boosted Output Voltage [J].
Odeh, Charles I. ;
Oti, Steven E. ;
Nnadi, Damian B. N. .
2017 IEEE 3RD INTERNATIONAL CONFERENCE ON ELECTRO-TECHNOLOGY FOR NATIONAL DEVELOPMENT (NIGERCON), 2017, :1143-1147
[37]   3-Level T-type Inverter Operation Method Using Level Change [J].
Kim, Tae-Hun ;
Lee, Woo-Cheol .
JOURNAL OF ELECTRICAL ENGINEERING & TECHNOLOGY, 2018, 13 (01) :263-269
[38]   A Novel Three-Phase Seven-Level Hybrid Flying-Capacitor Inverter [J].
Kim, Min-Seok ;
Pribadi, Jonathan ;
Lee, Dong-Choon .
2022 IEEE ENERGY CONVERSION CONGRESS AND EXPOSITION (ECCE), 2022,
[39]   Energy efficiency evaluation of a three-phase extendable-level inverter [J].
Aishwarya, V ;
Sheela, K. Gnana .
ENGINEERING RESEARCH EXPRESS, 2023, 5 (01)
[40]   Novel Three-Phase Multi-Level Inverter with Reduced Components [J].
Salem, Ahmed ;
Huynh Van Khang ;
Robbersmyr, Kjell G. ;
Norambuena, Margarita ;
Rodriguez, Jose .
45TH ANNUAL CONFERENCE OF THE IEEE INDUSTRIAL ELECTRONICS SOCIETY (IECON 2019), 2019, :6501-6506