A Configuration for Output Voltage Boost of a Three-phase, 3-Level Multilevel Level Inverter

被引:0
作者
Odeh, Charles I. [1 ]
Davidson, Innocent E. [2 ]
机构
[1] Univ Nigeria, Dept Elect Engn, Nsukka, Nigeria
[2] Durban Univ Technol, Dept Elect Power Engn, Durban, South Africa
来源
2018 IEEE PES/IAS POWERAFRICA CONFERENCE | 2018年
关键词
Inverter; switched-capacitor; multilevel converter; total harmonic distortion; 5-LEVEL INVERTER; DEADBEAT CONTROL; REDUCED NUMBER; PWM CONTROL; CONVERTERS; TOPOLOGIES;
D O I
暂无
中图分类号
TE [石油、天然气工业]; TK [能源与动力工程];
学科分类号
0807 ; 0820 ;
摘要
This paper presents a three-phase multilevel voltage source inverter designed to boost the output voltage. In each phase, the proposed inverter is configured by inserting a capacitor bank at the output terminals of a modified H-bridge. With this configuration, 3 level phase-leg output voltage waveforms, whose peak values are twice the single-input voltage magnitude, can be generated; resulting in the syntheses of 5 level output line voltage waveforms. Low frequency switching scheme based on Fourier series analysis is used for the inverter control operation. The salient feature of the proposed circuit is its output voltage boosting capability and reduction in diode current path and hence conduction losses. The performance of the proposed inverter configuration is demonstrated through MATLAB/SIMULINK simulations and experimental results on a laboratory prototype with a DSP-based controller.
引用
收藏
页码:90 / 95
页数:6
相关论文
共 50 条
[21]   A Novel Three-Phase Quadruple Boost Switched Capacitor Multilevel Inverter for PV Applications [J].
Singh, Vijay Kumar ;
Chikondra, Bheemaiah .
2024 IEEE INTERNATIONAL COMMUNICATIONS ENERGY CONFERENCE, INTELEC, 2024,
[22]   A Simplified SPWM Scheme for a Compact 3-Level Dual-Output Inverter [J].
Odeh, Charles I. ;
Lewicki, Arkadiusz ;
Morawiec, Marcin .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2024, 71 (09) :4351-4355
[23]   Sinusoidal Pulse-width Modulated Three-phase Multi-level Inverter Topology [J].
Odeh, Charles Ikechukwu .
ELECTRIC POWER COMPONENTS AND SYSTEMS, 2015, 43 (01) :1-9
[24]   DC offset minimisation of three-phase multilevel inverter configuration under fault and DC link voltage unbalance conditions [J].
Airineni, Madhukar Rao ;
Keerthipati, Sivakumar .
IET POWER ELECTRONICS, 2018, 11 (02) :293-301
[25]   Stand-Alone Three-Phase Symmetrical Multi-Level Inverter [J].
Salem, Ahmed ;
Ahmed, Emad M. ;
Ahmed, Mahrous ;
Orabi, Mohamed .
2015 IEEE INTERNATIONAL TELECOMMUNICATIONS ENERGY CONFERENCE (INTELEC), 2015,
[26]   Structure of Boost DC and Multilevel Inverter with Reduced Switches for 7 level [J].
Kumar, Kanike Vinod ;
Kumar, R. Saravana .
2019 INNOVATIONS IN POWER AND ADVANCED COMPUTING TECHNOLOGIES (I-PACT), 2019,
[27]   A New Fault-Tolerant Single-Phase Hybrid Five-Level Inverter Configuration With Enhanced Output Voltage [J].
Saketi, Sai Krishna ;
Chaturvedi, Pradyumn .
2022 IEEE INTERNATIONAL CONFERENCE ON POWER ELECTRONICS, DRIVES AND ENERGY SYSTEMS, PEDES, 2022,
[28]   A Novel Three-Phase 13-Level Cascaded Hybrid-Module Based Multilevel Inverter with Level-Shifted PWM [J].
Kishore, Niraj ;
Shukla, Kapil ;
Gupta, Nitin .
2022 IEEE INTERNATIONAL CONFERENCE ON POWER ELECTRONICS, DRIVES AND ENERGY SYSTEMS, PEDES, 2022,
[29]   A Single Source Fed Three Level Voltage Boost NPC Inverter With Reduced LC Count [J].
Sahoo, Manoranjan ;
Kumar, Siva K. .
PROCEEDINGS OF THE IECON 2016 - 42ND ANNUAL CONFERENCE OF THE IEEE INDUSTRIAL ELECTRONICS SOCIETY, 2016, :3190-3195
[30]   Three-Phase Hybrid Multilevel Inverter Based on Half-Bridge Modules [J].
Batschauer, Alessandro Luiz ;
Mussa, Samir Ahmad ;
Heldwein, Marcelo Lobo .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2012, 59 (02) :668-678