TCAD Assessment of Device Design Technologies for Enhanced Performance of Nanoscale DG MOSFET

被引：75

作者：

Sharma, Rupendra Kumar ^{[1
]}

Gupta, Mridula ^{[1
]}

Gupta, R. S. ^{[1
]}

机构：

[1] Univ Delhi, Dept Elect Sci, New Delhi 110021, India

来源：

IEEE TRANSACTIONS ON ELECTRON DEVICES | 2011年 / 58卷 / 09期

关键词：

ATLAS device simulator; double-gate MOSFET (DG MOSFET); dual-material double gate (DMDG); gate-stack (GS) engineering; graded channel (GC); KAPPA GATE DIELECTRICS; STACK SON MOSFET; ANALOG PERFORMANCE; HOT-CARRIER; ARCHITECTURE; TRANSISTORS; SIMULATION; IMPACT; OPTIMIZATION; NMOSFET;

D O I：

10.1109/TED.2011.2160065

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this paper, the effect of various device design engineerings such as channel engineering, i.e., graded channel (GC), gate stack (GS) engineering (high-kappa), and dual-material gate (DMG) on double-gate MOSFET (DG MOSFET) have been analyzed using ATLAS device simulator. Furthermore, the combinations of these technologies i.e., GC, along with GS engineering, i.e., GCGSDG, and GS together with DMG, i.e., GS dual-material DG (GSDMDG), have been taken into consideration. The simulation results demonstrate that, out of the several design engineerings, the GCGSDG is the most suitable for high-speed switching applications. However, the GSDMDG provides superior performance as an amplifier.

引用

页码：2936 / 2943

页数：8

共 31 条

[21] Analog performance and application of graded-channel fully depleted SOI MOSFETs [J].

Pavanello, MA ;

Martino, JA ;

Dessard, V ;

Flandre, D .

SOLID-STATE ELECTRONICS, 2000, 44 (07) :1219-1222

[22] Graded-channel fully depleted Silicon-On-Insulator nMOSFET for reducing the parasitic bipolar effects [J].

Pavanello, MA ;

Martino, JA ;

Flandre, D .

SOLID-STATE ELECTRONICS, 2000, 44 (06) :917-922

[23] On the ability of the particle Monte Carlo technique to include quantum effects in nano-MOSFET simulation [J].

Querlioz, Damien ;

Saint-Martin, Jerome ;

Huet, Karim ;

Bournel, Arnaud ;

Aubry-Fortuna, Valerie ;

Chassat, Christophe ;

Galdin-Retailleau, Sylvie ;

Dollfus, Philippe .

IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (09) :2232-2242

[24] A new dual-material double-gate (DMDG) nanoscale SOI MOSFET - Two-dimensional analytical modeling and simulation [J].

Reddy, GV ;

Kumar, MJ .

IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2005, 4 (02) :260-268

[25] 3-D Monte Carlo simulation of the impact of quantum confinement scattering on the magnitude of current fluctuations in double gate MOSFETs [J].

Riddet, Craig ;

Brown, Andrew R. ;

Alexander, Craig L. ;

Watling, Jeremy R. ;

Roy, Scott ;

Asenov, Asen .

IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2007, 6 (01) :48-55

[26] Graded channel architecture: the solution for misaligned DG FD SOI n-MOSFETs [J].

Sharma, Rupendra Kumar ;

Gupta, Ritesh ;

Gupta, Mridula ;

Gupta, R. S. .

SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2008, 23 (07)

[27] Dynamic performance of graded channel DG FD SOI n-MOSFETs for minimizing the gate misalignment effect [J].

Sharma, Rupendra Kumar ;

Gupta, Ritesh ;

Gupta, Mridula ;

Gupta, R. S. .

MICROELECTRONICS RELIABILITY, 2009, 49 (07) :699-706

[28] CMOS scaling into the nanometer regime [J].

Taur, Y ;

Buchanan, DA ;

Chen, W ;

Frank, DJ ;

Ismail, KE ;

Lo, SH ;

SaiHalasz, GA ;

Viswanathan, RG ;

Wann, HJC ;

Wind, SJ ;

Wong, HS .

PROCEEDINGS OF THE IEEE, 1997, 85 (04) :486-504

[29] Analytic solutions of charge and capacitance in symmetric and asymmetric double-gate MOSFETs [J].

Taur, Y .

IEEE TRANSACTIONS ON ELECTRON DEVICES, 2001, 48 (12) :2861-2869

[30] Modeled tunnel currents for high dielectric constant dielectrics [J].

Vogel, EM ;

Ahmed, KZ ;

Hornung, B ;

Henson, WK ;

McLarty, PK ;

Lucovsky, G ;

Hauser, JR ;

Wortman, JJ .

IEEE TRANSACTIONS ON ELECTRON DEVICES, 1998, 45 (06) :1350-1355

← 1 2 3 4 →