Hybrid global/local search strategies for dynamic voltage scaling in embedded multiprocessors

被引:29
作者
Bambha, HK [1 ]
Bhattacharyya, SS [1 ]
Teich, J [1 ]
Zitzler, E [1 ]
机构
[1] Univ Maryland, ECE Dept, College Pk, MD 20742 USA
来源
PROCEEDINGS OF THE NINTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN | 2001年
关键词
simulated heating; dynamic voltage scaling;
D O I
10.1109/HSC.2001.924683
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper we explore a hybrid global/local search optimization framework for dynamic voltage scaling in embedded multiprocessor systems. The problem is to find, for a multiprocessor system in which the processors an capable of dynamically varying their core voltages, the optimum voltage levels for all the tasks in order to minimize the average power consumption under a given performance constraint. An effective local search approach for static voltage scaling based on the concept of a period graph has been demonstrated in [1]. To make use of it in an optimization problem, the period graph must be integrated into a global search algorithm. Simulated heating, a general optimization framework developed in [19], is an efficient method for precisely this purpose of integrating local search into global search algorithms. However little is known about the management of computational (compile-time) resources between global search and local search in hybrid algorithms, such as those coordinated by simulated beating. In this paper, we explore various hybrid search management strategies for power optimization under the framework of simulated heating. We demonstrate that cartful search management leads to significant power consumption improvement over add-hoc global search / local starch integration, and explore alternative approaches to performing hybrid search management for dynamic voltage scaling.
引用
收藏
页码:243 / 248
页数:6
相关论文
共 19 条
  • [1] A joint power/performance optimization algorithm for multiprocessor systems using a period graph construct
    Bambha, NK
    Bhattacharyya, SS
    [J]. 13TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, PROCEEDINGS, 2000, : 91 - 97
  • [2] BURD T, 2000, P 2000 INT S LOW POW, P76
  • [3] LOW-POWER CMOS DIGITAL DESIGN
    CHANDRAKASAN, AP
    SHENG, S
    BRODERSEN, RW
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1992, 27 (04) : 473 - 484
  • [4] CHANG JM, 1995, DES AUT C JUN
  • [5] Faster maximum and minimum mean cycle algorithms for system-performance analysis
    Dasdan, A
    Gupta, RK
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1998, 17 (10) : 889 - 899
  • [6] DASGUPTA A, 1995, P INT S LOW POW DES
  • [7] Goldberg DE, 1999, GECCO-99: PROCEEDINGS OF THE GENETIC AND EVOLUTIONARY COMPUTATION CONFERENCE, P220
  • [8] GOODBY L, 1994, P INT C COMP DES OCT
  • [9] Multi-objective genetic local search algorithm
    Ishibuchi, H
    Murata, T
    [J]. 1996 IEEE INTERNATIONAL CONFERENCE ON EVOLUTIONARY COMPUTATION (ICEC '96), PROCEEDINGS OF, 1996, : 119 - 124
  • [10] KAHN A, 1994, P 1994 INT C PAR PRO, V2, P243