An Embedded Implementation of Discrete Zolotarev Transform Using Hardware-Software Codesign

被引:0
|
作者
Kubak, Jan [1 ]
Stastny, Jakub [1 ]
Sovka, Pavel [1 ]
机构
[1] Czech Tech Univ, Fac Elect Engn, Dept Circuit Theory, Prague, Czech Republic
关键词
Discrete Zolotarev Transform (DZT); Approximated Discrete Zolotarev Transform (ADZT); embedded hardware; hardware-software co-design; Field Programmable Gate Array (FPGA); VHDL; FFT;
D O I
10.13164/re.2021.0364
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The Discrete Zolotarev Transform (DZT) brings an improvement in the field of spectral analysis of non stationary signals. However, the transformation algorithm called Approximated Discrete Zolotarev Transform (ADZT) suffers from high computational complexity. The Short Time ADZT (STADZT) requires high segment length, 512 samples, and more, while high segment overlap to prevent information loss, 75% at least. The STADZT requirements along with the ADZT algorithm computational complexity result in a rather high computational load. The algorithm computational complexity, behavior, and quantization error impacts are analyzed. We present a solution which deals with high computational load employing co-design methods targeting Field Programmable Gate Array (FPGA). The system is able to compute one-shot DZT spectrum 2 048 samples long in approximate to 22 ms. Real-time STADZT spectrum of a mono audio signal of 16 kHz sampling frequency can be computed with overlap of 91%.
引用
收藏
页码:364 / 371
页数:8
相关论文
共 50 条
  • [41] Performance estimation for hardware software codesign using Hierarchical Colored Petri Nets
    Grode, J
    Madsen, J
    Jerraya, AA
    PROCEEDINGS OF THE HIGH-PERFORMANCE COMPUTING (HPC'98), 1998, : 353 - 359
  • [42] Hardware/Software codesign of image processing applications using transaction level modeling
    Cheema, Muhammad Omer
    Hammami, Omar
    Lacassagne, Lionel
    Merigot, Alain
    2006 INTERNATIONAL WORKSHOP ON COMPUTER ARCHITECTURE FOR MACHINE PERCEPTION AND SENSING, 2006, : 46 - +
  • [43] Constrained and unconstrained Hardware-Software partitioning using particle swarm optimization technique
    Abdelhalim, M. B.
    Salama, A. E.
    Habib, S. E. -D.
    EMBEDDED SYSTEM DESIGN: TOPICS, TECHNIQUES AND TRENDS, 2007, 231 : 207 - 220
  • [44] Efficient hardware-software co-implementation of a digital dental X-ray system
    Kim, JD
    Kim, S
    Kim, J
    SENSORS AND CAMERA SYSTEMS FOR SCIENTIFIC, INDUSTRIAL, AND DIGITAL PHOTOGRAPHY APPLICATIONS II, 2001, 4306 : 327 - 336
  • [45] Heterogeneous Hardware-Software System partitioning using Extended Directed Acyclic Graph
    Jin, M
    Khan, GN
    PARALLEL AND DISTRIBUTED COMPUTING SYSTEMS, PROCEEDINGS, 2003, : 181 - 186
  • [46] Acceleration of Fractal Image Compression Using the Hardware-Software Co-Design Methodology
    Alvarado Nava, Oscar
    Diaz Perez, Arturo
    2009 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS, 2009, : 167 - +
  • [47] A Fast On-Chip Adaptive Genetic Algorithm Processor for Evolutionary FIR Filter Implementation Using Hardware-Software Co-Design
    Ranjith, C.
    Rani, S. P. Joy Vasantha
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2020, 29 (01)
  • [48] Hardware-software co-exploration with racetrack memory based in-memory computing for CNN inference in embedded systems
    Choong, Benjamin Chen Ming
    Luo, Tao
    Liu, Cheng
    He, Bingsheng
    Zhang, Wei
    Zhou, Joey Tianyi
    JOURNAL OF SYSTEMS ARCHITECTURE, 2022, 128
  • [49] High Performance and Low Cost Implementation of Fast Fourier Transform Algorithm based on Hardware Software Co-design
    Govil, Naman
    Chowdhury, Shubhajit Roy
    2014 IEEE REGION 10 SYMPOSIUM, 2014, : 403 - 407
  • [50] Using Behaviour-Driven Development with Hardware-Software Co-Design for Autonomous Load Management
    Alhaj, Mohammad
    Arbez, Gilbert
    Peyton, Liam
    2017 8TH INTERNATIONAL CONFERENCE ON INFORMATION AND COMMUNICATION SYSTEMS (ICICS), 2017, : 46 - 51