An Embedded Implementation of Discrete Zolotarev Transform Using Hardware-Software Codesign

被引:0
|
作者
Kubak, Jan [1 ]
Stastny, Jakub [1 ]
Sovka, Pavel [1 ]
机构
[1] Czech Tech Univ, Fac Elect Engn, Dept Circuit Theory, Prague, Czech Republic
关键词
Discrete Zolotarev Transform (DZT); Approximated Discrete Zolotarev Transform (ADZT); embedded hardware; hardware-software co-design; Field Programmable Gate Array (FPGA); VHDL; FFT;
D O I
10.13164/re.2021.0364
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The Discrete Zolotarev Transform (DZT) brings an improvement in the field of spectral analysis of non stationary signals. However, the transformation algorithm called Approximated Discrete Zolotarev Transform (ADZT) suffers from high computational complexity. The Short Time ADZT (STADZT) requires high segment length, 512 samples, and more, while high segment overlap to prevent information loss, 75% at least. The STADZT requirements along with the ADZT algorithm computational complexity result in a rather high computational load. The algorithm computational complexity, behavior, and quantization error impacts are analyzed. We present a solution which deals with high computational load employing co-design methods targeting Field Programmable Gate Array (FPGA). The system is able to compute one-shot DZT spectrum 2 048 samples long in approximate to 22 ms. Real-time STADZT spectrum of a mono audio signal of 16 kHz sampling frequency can be computed with overlap of 91%.
引用
收藏
页码:364 / 371
页数:8
相关论文
共 50 条
  • [11] Hardware-software partitioning in embedded system
    Arató, P
    Juhász, S
    Mann, ZA
    Orbán, A
    Papp, D
    2003 IEEE INTERNATIONAL SYMPOSIUM ON INTELLIGENT SIGNAL PROCESSING, PROCEEDINGS: FROM CLASSICAL MEASUREMENT TO COMPUTING WITH PERCEPTIONS, 2003, : 197 - 202
  • [12] Hardware/software codesign for embedded RISC core
    Liu, P
    MEDIA PROCESSORS 2002, 2002, 4674 : 21 - 28
  • [13] Codesign-Oriented Performability Modeling for Hardware-Software Systems
    Tokuno, Koichi
    Yamada, Shigeru
    IEEE TRANSACTIONS ON RELIABILITY, 2011, 60 (01) : 171 - 179
  • [14] Accelerated Reconfigurable String Matching using Hardware-Software Codesign for Computational Bioinformatics Applications
    Gudur, Venkateshwarlu Y.
    Acharyya, Amit
    2017 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN (ECCTD), 2017,
  • [15] Hardware-software coverification of distributed embedded systems
    Fu, JM
    Chen, SJ
    INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED PROCESSING TECHNIQUES AND APPLICATIONS, VOL VI, PROCEEDINGS, 1999, : 2995 - 3001
  • [16] Hardware-software timing coverification of distributed embedded systems
    Fu, JM
    Lee, TY
    Hsiung, PA
    Chen, SJ
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2000, E83D (09): : 1731 - 1740
  • [17] Hardware-Software Codesign of Weight Reshaping and Systolic Array Multiplexing for Efficient CNNs
    Zhang, Jingyao
    Gu, Huaxi
    Zhang, Grace Li
    Li, Bing
    Schlichtmann, Ulf
    PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), 2021, : 667 - 672
  • [18] Comparing three heuristic search methods for functional partitioning in hardware-software codesign
    Wiangtong, T
    Cheung, PYK
    Luk, W
    DESIGN AUTOMATION FOR EMBEDDED SYSTEMS, 2002, 6 (04) : 425 - 449
  • [19] Rapid prototyping of hardware/software codesign for embedded signal processing
    Hwang, YT
    Wang, YH
    Hwang, JS
    JOURNAL OF INFORMATION SCIENCE AND ENGINEERING, 1998, 14 (03) : 605 - 632
  • [20] Codem: software/hardware codesign for embedded multicore systems supporting hardware services
    Wang, Chao
    Li, Xi
    Zhou, Xuehai
    Nedjah, Nadia
    Wang, Aili
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2015, 102 (01) : 32 - 47