Low noise and high photodetection probability SPAD in 180 nm standard CMOS technology

被引：10

作者：

Accarino, Claudio ^{[1
]}

Al-Rawhani, Mohammed ^{[1
]}

Shah, Yash Diptesh ^{[1
]}

Maneuski, Dzmitry ^{[1
]}

Mitra, Srinjoy ^{[1
]}

Buttar, Craig ^{[1
]}

Cumming, David R. S. ^{[1
]}

机构：

[1] Univ Glasgow, Coll Sci & Engn, Glasgow, Lanark, Scotland

来源：

2018 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS) | 2018年

基金：

英国工程与自然科学研究理事会;

关键词：

single photon avalanche diode; SPAD; CMOS; low-light (vision); photo detector; image sensor; PHOTON AVALANCHE-DIODE;

D O I：

10.1109/ISCAS.2018.8351173

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A square shaped, low noise and high photo-response single photon avalanche diode suitable for circuit integration, implemented in a standard CMOS 180 nm high voltage technology, is presented. In this work, a p+ to shallow n-well junction was engineered with a very smooth electric field profile guard ring to attain a photo detection probability peak higher than 50% with a median dark count rate lower than 2 Hz/mu m(2) when operated at an excess bias of 4 V. The reported timing jitter full width at half maximum is below 300 ps for 640 nm laser pulses.

引用

页数：4

共 50 条

[31] A 2.4 GHz Low Power Low Phase-Noise Enhanced FOM VCO for RF Applications Using 180 nm CMOS Technology
Sachan, Divyesh
Kumar, Harshbardhan
Goswami, Manish
Misra, Prasanna Kumar
WIRELESS PERSONAL COMMUNICATIONS, 2018, 101 (01) : 391 - 403
[32] A 2.4 GHz Low Power Low Phase-Noise Enhanced FOM VCO for RF Applications Using 180 nm CMOS Technology
Divyesh Sachan
Harshbardhan Kumar
Manish Goswami
Prasanna Kumar Misra
Wireless Personal Communications, 2018, 101 : 391 - 403
[33] Fully Integrated Linear Single Photon Avalanche Diode (SPAD) Array with Parallel Readout Circuit in a Standard 180 nm CMOS Process
Isaak, S.
Bull, S.
Pitter, M. C.
Harrison, Ian
ENABLING SCIENCE AND NANOTECHNOLOGY, 2011, 1341 : 175 - +
[34] A low power low noise amplifier with subthreshold operation in 130 nm CMOS technology
Song, Ickhyun
Jhon, Hee-Sauk
Jung, Hakchul
Koo, Minsuk
Shin, Hyungcheol
MICROWAVE AND OPTICAL TECHNOLOGY LETTERS, 2008, 50 (11) : 2762 - 2764
[35] Manufacturing and Characterization of Three-Axis Magnetic Sensors Using the Standard 180 nm CMOS Technology
Wu, Chi-Han
Shih, Po-Jen
Tsai, Yao-Chuan
Dai, Ching-Liang
SENSORS, 2021, 21 (21)
[36] A Low-Power Low-Voltage Dynamic Comparator in 180nm CMOS Technology
Ghaziani, Niloofar
Radfar, Sara
Bastan, Yasin
Amiri, Parviz
Maghami, Mohammad Hossein
2020 28TH IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE), 2020, : 1139 - 1142
[37] A High Linearity LNA using 180 nm CMOS Technology for S-Band
Caglar, Alican
Yelten, Mustafa Berke
2017 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN (ECCTD), 2017,
[38] A 180 nm Low Power CMOS Operational Amplifier
Raut, Ketan J.
Kshirsagar, R. V.
Bhagali, A. C.
2014 INNOVATIVE APPLICATIONS OF COMPUTATIONAL INTELLIGENCE ON POWER, ENERGY AND CONTROLS WITH THEIR IMPACT ON HUMANITY (CIPECH), 2014, : 341 - 344
[39] A 2.4 GHz CMOS Ultra Low Power Low Noise Amplifler Design with 65 nm CMOS Technology
Koo, MinSuk
Jung, Hakchul
Song, Ickhyun
Jhon, Hee-Sauk
Shin, Hyungcheol
2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 1480 - 1483
[40] A Novel 8.4 GHz, High Speed and Low Power Design of Programmable Divider in 180nm CMOS Technology
Purohit, Smita
Nirmal, Uma
2019 2ND INTERNATIONAL CONFERENCE ON INTELLIGENT COMMUNICATION AND COMPUTATIONAL TECHNIQUES (ICCT), 2019, : 192 - 195

← 1 2 3 4 5 →