Low noise and high photodetection probability SPAD in 180 nm standard CMOS technology

被引：10

作者：

Accarino, Claudio ^{[1
]}

Al-Rawhani, Mohammed ^{[1
]}

Shah, Yash Diptesh ^{[1
]}

Maneuski, Dzmitry ^{[1
]}

Mitra, Srinjoy ^{[1
]}

Buttar, Craig ^{[1
]}

Cumming, David R. S. ^{[1
]}

机构：

[1] Univ Glasgow, Coll Sci & Engn, Glasgow, Lanark, Scotland

来源：

2018 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS) | 2018年

基金：

英国工程与自然科学研究理事会;

关键词：

single photon avalanche diode; SPAD; CMOS; low-light (vision); photo detector; image sensor; PHOTON AVALANCHE-DIODE;

D O I：

10.1109/ISCAS.2018.8351173

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A square shaped, low noise and high photo-response single photon avalanche diode suitable for circuit integration, implemented in a standard CMOS 180 nm high voltage technology, is presented. In this work, a p+ to shallow n-well junction was engineered with a very smooth electric field profile guard ring to attain a photo detection probability peak higher than 50% with a median dark count rate lower than 2 Hz/mu m(2) when operated at an excess bias of 4 V. The reported timing jitter full width at half maximum is below 300 ps for 640 nm laser pulses.

引用

页数：4

共 50 条

[21] A 24-GHz Fully Integrated Isolator with High Isolation in Standard RF 180-nm CMOS Technology
Chang, Jen-Feng
Kao, Jui-Chih
Lin, Yu-Hsuan
Wang, Huei
2014 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM (IMS), 2014,
[22] Performance of Digital Adder Architectures in 180nm CMOS Standard-Cell Technology
Pilato, Luca
Saponara, Sergio
Fanucci, Luca
2016 21ST INTERNATIONAL CONFERENCE ON APPLIED ELECTRONICS (AE), 2016, : 210 - 213
[23] Design of High Resolution Delta Sigma Modulator in 180 nm CMOS technology
Bonthala, Samarth
Uppoor, Yashas
Nayak, Ashika
Polineni, Sreenivasulu
Bhat, M. S.
PROCEEDINGS OF THE 2019 9TH INTERNATIONAL SYMPOSIUM ON EMBEDDED COMPUTING AND SYSTEM DESIGN (ISED 2019), 2019, : 78 - 83
[24] Noise Behavior of a 180 nm CMOS SOI Technology for Detector Front-End Electronics
Re, Valerio
Gaioni, Luigi
Manghisoni, Massimo
Ratti, Lodovico
Speziali, Valeria
Traversi, Gianluca
Yarema, Ray
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2008, 55 (04) : 2408 - 2413
[25] A low-noise current preamplifier in 120 nm CMOS technology
Uhrmann, H.
Gaberl, W.
Zimmermann, H.
ADVANCES IN RADIO SCIENCE, 2008, 6 : 213 - 217
[26] Synthesis of a Narrow-band Low Noise Amplifier in a 180 nm CMOS Technology using Simulated Annealing with Crossover Operator
Weber, Tiago Oliveira
Chaparro, Sergio
Van Noije, Wilhelmus A. M.
2013 26TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN (SBCCI 2013), 2013,
[27] A low jitter all - digital phase - locked loop in 180 nm CMOS technology
Shumkin, O. V.
Butuzov, V. A.
Normanov, D. D.
Ivanov, P. Yu
INTERNATIONAL CONFERENCE ON PARTICLE PHYSICS AND ASTROPHYSICS (ICPPA-2015), PTS 1-4, 2016, 675
[28] Ultra low power Active-RC filter in 180 nm CMOS Technology
Rekha, S.
Laxminidhi, T.
2013 IEEE 11TH INTERNATIONAL WORKSHOP OF ELECTRONICS, CONTROL, MEASUREMENT, SIGNALS AND THEIR APPLICATION TO MECHATRONICS (ECMSM), 2013,
[29] Novel Low Power Full Adder Cells in 180nm CMOS Technology
Wang, Dan
Yang, Maofeng
Cheng, Wu
Guan, Xuguang
Zhu, Zhangming
Yang, Yintang
ICIEA: 2009 4TH IEEE CONFERENCE ON INDUSTRIAL ELECTRONICS AND APPLICATIONS, VOLS 1-6, 2009, : 425 - 428
[30] High-speed photodiodes in 40 nm standard CMOS technology
Atef, M.
Polzer, A.
Zimmermann, H.
SENSORS AND ACTUATORS A-PHYSICAL, 2013, 193 : 213 - 219

← 1 2 3 4 5 →