Saboteur-based fault injection for quantum circuits fault tolerance assessment

被引:0
|
作者
Boncalo, Oana [1 ]
Udrescu, Mihai [1 ]
Prodan, Lucian [1 ]
Vladutiu, Mircea [1 ]
Amaricai, Alexandru [1 ]
机构
[1] Politehnica Univ Timisoara, Dept Comp Sci & Engn, Res Grp, ACSA, Timisoara, Romania
来源
DSD 2007: 10TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN ARCHITECTURES, METHODS AND TOOLS, PROCEEDINGS | 2007年
关键词
simulated fault injection; quantum fault tolerance; quantum error models;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The importance of reliability and fault tolerance is paramount in quantum computation. This paper proposes a Fault Tolerance Algorithms and Methodologies (FTAM) assessment technique for quantum circuits, by adopting the saboteur-based Simulated Fault Injection methodology from classical computation. By drawing the inspiration from classical computation, the HDLs were employed for performing fault injection, due to their capacity of behavioral and structural circuit description, including hierarchical features. The cornerstone of this approach is the adaptation of the available quantum computation error models (with the quantum computing features and constraints) to the classical, HDL framework of the simulated fault injection techniques. The experimental simulated fault injection campaign results are consistent with the analytical assessments - from a qualitative point of view - but at the same time they provide a much realistic description.
引用
收藏
页码:634 / 640
页数:7
相关论文
共 50 条
  • [31] Scalable Fault Coverage Estimation of Sequential Circuits without Fault Injection
    Javvaji, Pavan Kumar
    Tragoudas, Spyros
    Kondapuram, Ganesh
    2018 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2018,
  • [32] Limits of fault tolerance on resource-constrained quantum circuits for classical problems
    Uthirakalyani, G.
    Nayak, Anuj K.
    Chatterjee, Avhishek
    Varshney, Lav R.
    PHYSICAL REVIEW A, 2023, 108 (05)
  • [33] Quantum circuit's reliability assessment with VHDL-based simulated fault injection
    Boncalo, Oana
    Amaricai, Alexandru
    Udrescu, Mihai
    Vladutiu, Mircea
    MICROELECTRONICS RELIABILITY, 2010, 50 (02) : 304 - 311
  • [34] Fault detection and localization of analog circuits with tolerance
    Ossowski, Marek
    Kuczynski, Andrzej
    PRZEGLAD ELEKTROTECHNICZNY, 2009, 85 (11): : 188 - 191
  • [35] Parameter Fault Diagnosis on Analog Circuits with Tolerance
    Dong Haidi
    He Bing
    Liu Gang
    He Huafeng
    Zheng Jianfei
    Li Hongzeng
    2017 29TH CHINESE CONTROL AND DECISION CONFERENCE (CCDC), 2017, : 4131 - 4134
  • [36] Automated Formal Verification of Fault Tolerance for Circuits
    Fey, Gorschwin
    Sulflow, Andre
    Frehse, Stefan
    Drechsler, Rolf
    IT-INFORMATION TECHNOLOGY, 2010, 52 (04): : 216 - 223
  • [37] A technique for fault tolerance assessment of COTS based systems
    Alexandersson, R
    Chaitanya, DK
    Öhman, P
    Siraj, Y
    COMPUTER SAFETY, RELIABILITY, AND SECURITY, PROCEEDINGS, 2005, 3688 : 165 - 178
  • [38] A technique for fault tolerance assessment of COTS based systems
    Alexandersson, Ruben
    Krishna Chaitanya, D.
    Öhman, Peter
    Siraj, Yasir
    Lect. Notes Comput. Sci., (165-178):
  • [40] A finite state machine based fault tolerance technique for sequential circuits
    El-Maleh, Aiman H.
    Al-Qahtani, Ayed S.
    MICROELECTRONICS RELIABILITY, 2014, 54 (03) : 654 - 661