Tabbed Routing Modeling and Design Optimization for High-speed Signaling Channel

被引：0
|
作者：
Song, Kyunghwan [1 ]
Lee, Seonghi [1 ]
Ahn, Seugnyoung [1 ]
机构：
[1] Korea Adv Inst Sci & Technol, EMC Lab, Deajeon, South Korea
来源：
2022 IEEE INTERNATIONAL SYMPOSIUM ON RADIO-FREQUENCY INTEGRATION TECHNOLOGY (RFIT 2022) | 2022年
关键词：
Signal Integrity; micro-strip line; genetic algorithm;
D O I：
10.1109/RFIT54256.2022.9882505
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Recently, for the memory signaling channel, the data rate is getting increased up to 4.8 Gbps which can occur signal integrity issues such as insertion loss, far-end crosstalk, and time-domain reflectometer (TDR) mismatching. Thus, the tabbed routing pattern is introduced by Intel. In this paper, the tabbed routing modeling is introduced for design optimization of tabbed routing.
引用
收藏
页码：34 / 34
页数：1
相关论文
共 50 条
  • [31] Multiple design point optimization of high-speed proprotors
    Chattopadhyay, A
    McCarthy, TR
    Seeley, CE
    JOURNAL OF AIRCRAFT, 1996, 33 (03): : 625 - 627
  • [32] Optimization of High-Speed Package Design on Statistical Domain
    Kim, Il-Joon
    Lee, Manho
    Han, Ki Jin
    Kim, Gyoungbum
    Kim, Dae-Woo
    Oh, Dan
    2020 IEEE 70TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2020), 2020, : 964 - 969
  • [33] Optimization design on dome shape of high-speed elevator
    Cai Weiyong
    Ling Zhangwei
    Tang Ping
    Ding Zhen Yu
    PROCEEDINGS OF THE 4TH INTERNATIONAL CONFERENCE ON MECHATRONICS, MATERIALS, CHEMISTRY AND COMPUTER ENGINEERING 2015 (ICMMCCE 2015), 2015, 39 : 2362 - 2365
  • [34] Design and Modeling of a high-speed AFM-scanner
    Schitter, Georg
    Astroem, Karl J.
    DeMartini, Barry E.
    Thurner, Philipp J.
    Turner, Kimberly L.
    Hansma, Paul K.
    IEEE TRANSACTIONS ON CONTROL SYSTEMS TECHNOLOGY, 2007, 15 (05) : 906 - 915
  • [35] An escape routing framework for dense boards with high-speed design constraints
    Ozdal, MM
    Wong, MDF
    Honsinger, PS
    ICCAD-2005: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, 2005, : 759 - 766
  • [36] DISPERSITY ROUTING IN HIGH-SPEED NETWORKS
    MAXEMCHUK, NF
    COMPUTER NETWORKS AND ISDN SYSTEMS, 1993, 25 (06): : 645 - 661
  • [37] Challenges of High-Speed Channel Design on GPU Accelerated System
    Liao, Chun-Lin
    Rodrigues, Terence
    Mutnury, Bhyrav
    2015 IEEE 24TH CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS, 2015, : 221 - 223
  • [38] Novel Formulations of Multireflections and Their Applications to High-Speed Channel Design
    Ouyang, Muqi
    Cai, Xiao-Ding
    Pu, Bo
    Gao, Qian
    Penugonda, Srinath
    Li, Chaofeng
    Sen, Bidyut
    Hwang, Chulsoon
    Kim, DongHyun
    IEEE Transactions on Signal and Power Integrity, 2022, 1 : 43 - 54
  • [39] Novel MOS Varactor Device Optimization and Modeling for High-Speed Transceiver Design in FinFET Technology
    Jing, Jing
    Wu, Susan
    Wu, Xin
    Upadhyaya, Parag
    Bekele, Ade
    2016 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2016,
  • [40] DESIGN AND PROCESSING FOR HIGH-SPEED SHORT CHANNEL CMOS LSI
    OHWADA, K
    EHARA, K
    OMURA, Y
    DOKEN, M
    REVIEW OF THE ELECTRICAL COMMUNICATIONS LABORATORIES, 1979, 27 (7-8): : 642 - 648
12345