A digital envelope modulator for a WLAN OFDM polar transmitter in 90 nm CMOS

被引:36
作者
van Zeijl, Paul T. M. [1 ]
Collados, Manel
机构
[1] Philips Res, NL-5656 AE Eindhoven, Netherlands
[2] NXP Res, NL-5656 AE Eindhoven, Netherlands
关键词
CMOS; digital transmitters; IEEE; 802.11a; 802.11g; multi-standard; OFDM; WLAN; polar transmitter; RF transmitter; software-defined radio; wireless;
D O I
10.1109/JSSC.2007.905239
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A digital envelope modulator as part of a polar transmitter architecture for the 802.11a/g WLAN OFDM standards is investigated. The digital envelope modulator is quite similar to a state-of-the-art DAC design, but now it has been optimized to deal with envelope signals. A thermometer-coded envelope DAC has been implemented in a 90 nm digital CMOS process. Measurements of a test chip show the digital envelope modulator to reach an OFDM output power of -5 dBm for 54 Mb/s using 64 QAM at 2.45 GHz and fulfilling EVM specifications and in-band spectral mask requirements using just 12.7 mW from a 1.2 V supply. Combining the digital envelope modulator with an off-chip power amplifier gives an output power of 20.4 dBm, while fulfilling EVM specifications and in-band spectral mask requirements. The output power of the presented envelope DAC can be increased in a re-design by scaling device sizes. The envelope DAC is a key component in a software-defined-radio transmitter.
引用
收藏
页码:2204 / 2211
页数:8
相关论文
共 17 条
  • [11] STASZEWSKI RB, 2005, IEEE INT SOL STAT CI, P316
  • [12] Talonen M, 2005, Proceedings of the 2005 European Conference on Circuit Theory and Design, Vol 3, P69
  • [13] van Zeijl PTM, 2007, 2007 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PAPERS, P192
  • [14] VANZEIJL PTM, 1997, P EUR SOL STAT CIRC, P144
  • [15] A single-chip digitally calibrated 5.15-5.825-GHz 0.18-μm CMOS transceiver for 802.11a wireless LAN
    Vassiliou, I
    Vavelidis, K
    Georgantas, T
    Plevridis, S
    Haralabidis, N
    Kamoulakos, G
    Kapnistis, C
    Kavadias, S
    Kokolakis, Y
    Merakos, P
    Rudell, JC
    Yamanaka, A
    Bouras, S
    Bouras, I
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (12) : 2221 - 2231
  • [16] A dual-band 5.15-5.35-GHz,, 2.4-2.5-GHz 0.18-μm CMOS transceiver for 802.11 a/b/g wireless LAN
    Vavelidis, K
    Vassiliou, I
    Georgantas, T
    Yamanaka, A
    Kavadias, S
    Kamoulakos, G
    Kapnistis, C
    Kokolakis, Y
    Kyranas, A
    Merakos, P
    Bouras, I
    Bouras, S
    Plevridis, S
    Haralabidis, N
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2004, 39 (07) : 1180 - 1184
  • [17] A 10-bit wide-band CMOS direct digital RF amplitude modulator
    Zhou, YJ
    Yuan, J
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (07) : 1182 - 1188