2D analytical model for surface potential based electric field and impact of wok function in DMG SB MOSFET

被引：22
作者：
Kumar, Prashanth [1 ]
Bhowmick, Brinda [1 ]
机构：
[1] Natl Inst Technol Silchar, Dept Elect & Commun Engn, Silchar, Assam, India
来源：
SUPERLATTICES AND MICROSTRUCTURES | 2017年 / 109卷
关键词：
Two-dimensional(2D) Poisson's equation; Schottky-Barrier; Dual metal gate; SCHOTTKY-BARRIER GATE; EFFECT TRANSISTOR; METAL-GATE; SOURCE/DRAIN; DEVICES; TECHNOLOGY; SIMULATION;
D O I：
10.1016/j.spmi.2017.06.001
中图分类号：
O469 [凝聚态物理学];
学科分类号：
070205 ;
摘要：
In this paper an analytical surface potential model of a dual material gate (DMG) Schottky Barrier (SB) metal-oxide-semiconductor field effect transistor (MOSFET) is explored. The surface potential model is established by using two-dimensional solution of Poisson's equation, with essential boundary conditions near the drain and source ends. The proposed device has metal-semiconductor (Schottky) junction instead of p-n junction. In the DMG structure the effect of work function, drain to source voltage, gate to source voltage on the surface potential are observed. Furthermore, the simulation results of proposed DMG-SB-MOSFET shows good immunity to short channel effects(SCE) and is assessed by considering the drain-induced barrier lowering(DIBL) and compared with equivalent single material gate (SMG) SB-MOSFET. Moreover, the DMG and SMG SB-MOSFET are compared in terms of ambipolar behavior, ON-state and OFF-state current of the device. The developed analytical model for surface potential along the channel length are in close agreement with the Silvaco Technology Computer Aided Design device simulator data. (C) 2017 Elsevier Ltd. All rights reserved.
引用
收藏
页码：805 / 814
页数：10
相关论文
共 23 条
  • [1] [Anonymous], 2003, INT TECHN ROADM SEM
  • [2] [Anonymous], 2012, ATL US MAN 3D DEV SI
  • [3] An analytical compact model for Schottky-barrier double gate MOSFETs
    Balaguer, M.
    Iniguez, B.
    Roldan, J. B.
    [J]. SOLID-STATE ELECTRONICS, 2011, 64 (01) : 78 - 84
  • [4] Multi-gate devices for the 32 nm technology node and beyond
    Collaert, N.
    De Keersgieter, A.
    Dixit, A.
    Ferain, I.
    Lai, L. -S.
    Lenoble, D.
    Mercha, A.
    Nackaerts, A.
    Pawlak, B. J.
    Rooyackers, R.
    Schulz, T.
    San, K. T.
    Son, N. J.
    Van Dal, M. J. H.
    Verheyen, P.
    von Arnim, K.
    Witters, L.
    Meyer, K. De
    Biesemans, S.
    Jurczak, M.
    [J]. SOLID-STATE ELECTRONICS, 2008, 52 (09) : 1291 - 1296
  • [5] Analysis of the parasitic S/D resistance in multiple-gate FETs
    Dixit, A
    Kottantharayil, A
    Collaert, N
    Goodwin, M
    Jurezak, M
    De Meyer, K
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2005, 52 (06) : 1132 - 1140
  • [6] Generalized scale length for two-dimensional effects in MOSFET's
    Frank, DJ
    Taur, Y
    Wong, HSP
    [J]. IEEE ELECTRON DEVICE LETTERS, 1998, 19 (10) : 385 - 387
  • [7] Continuous analytic I-V model for surrounding-gate MOSFETs
    Jiménez, D
    Iñíguez, B
    Suñé, J
    Marsal, LF
    Pallarès, J
    Roig, J
    Flores, D
    [J]. IEEE ELECTRON DEVICE LETTERS, 2004, 25 (08) : 571 - 573
  • [8] Suppression of ambipolar leakage current in Schottky barrier MOSFET using gate engineering
    Kale, S.
    Kondekar, P. N.
    [J]. ELECTRONICS LETTERS, 2015, 51 (19) : 1536 - 1537
  • [9] Analytical model of threshold voltage degradation due to localized charges in gate material engineered Schottky barrier cylindrical GAA MOSFETs
    Kumar, Manoj
    Haldar, Subhasis
    Gupta, Mridula
    Gupta, R. S.
    [J]. SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2016, 31 (10)
  • [10] Physics based analytical model for surface potential and subthreshold current of cylindrical Schottky Barrier gate all around MOSFET with high-k gate stack
    Kumar, Manoj
    Haldar, Subhasis
    Gupta, Mridula
    Gupta, R. S.
    [J]. SUPERLATTICES AND MICROSTRUCTURES, 2016, 90 : 215 - 226
123