Statistical Analysis and Modeling of Random Telegraph Noise Based on Gate Delay Measurement

被引:8
作者
Islam, A. K. M. Mahfuzul [1 ]
Nakai, Tatsuya [2 ]
Onodera, Hidetoshi [2 ,3 ]
机构
[1] Univ Tokyo, Inst Ind Sci, Tokyo 1538505, Japan
[2] Kyoto Univ, Grad Sch Informat, Kyoto 6068501, Japan
[3] JST, CREST, Tokyo 1020076, Japan
关键词
MOSFET; random telegraph noise; reconfigurable ring oscillator; integrated circuit; digital circuit; threshold voltage; variation; VARIABILITY;
D O I
10.1109/TSM.2017.2715168
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
We propose a characterization methodology for random telegraph noise (RTN) based on gate delay measurement. To convert delay change to MOSFET threshold voltage fluctuation, Delta V-T, a topology-reconfigurable ring oscillator is utilized. We discuss the issue of detecting RTN-induced discrete fluctuations in the delay and develop a kernel density-based method to detect the fluctuations. Characterization results of several RTN properties from a test chip fabricated in a 65 nm bulk process are presented. Particular focus is given on the suitable distribution to present RTN-induced overall Delta V-T distribution and its gate area dependency. The results show that lognormal distribution is better at representing the total Delta V-T distribution. RTN-induced delay fluctuation of 40% has been observed for a single gate under weak inversion operation. Local process variation and RTN amplitude are found to be uncorrelated. The proposed methodology is thus suitable for characterizing RTN of devices operating under switching condition.
引用
收藏
页码:216 / 226
页数:11
相关论文
共 36 条
[21]   New Weighted Time Lag Method for the Analysis of Random Telegraph Signals [J].
Martin-Martinez, Javier ;
Diaz, Javier ;
Rodriguez, Rosana ;
Nafria, Montserrat ;
Aymerich, Xavier .
IEEE ELECTRON DEVICE LETTERS, 2014, 35 (04) :479-481
[22]  
Matsumoto T, 2012, 2012 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM)
[23]   Transistor-level characterization of static random access memory bit failures induced by random telegraph noise [J].
Mizutani, Tomoko ;
Saraya, Takuya ;
Takeuchi, Kiyoshi ;
Kobayashi, Masaharu ;
Hiramoto, Toshiro .
JAPANESE JOURNAL OF APPLIED PHYSICS, 2016, 55 (04)
[24]  
Nishimura J., 2011, P INT C ULT INT SIL, P1
[25]   MATCHING PROPERTIES OF MOS-TRANSISTORS [J].
PELGROM, MJM ;
DUINMAIJER, ACJ ;
WELBERS, APG .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1989, 24 (05) :1433-1440
[26]  
Qiu H., 2015, P IEEE S VLSI TECHN, P38
[27]   Analysis of Random Telegraph Noise in 45-nm CMOS Using On-Chip Characterization System [J].
Realov, Simeon ;
Shepard, Kenneth L. .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (05) :1716-1722
[28]  
Ren P., 2013, IEDM, P778
[29]   Accurate Array-Based Measurement for Subthreshold-Current of MOS Transistors [J].
Sato, Takashi ;
Ueyama, Hiroyuki ;
Nakayama, Noriaki ;
Masu, Kazuya .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2009, 44 (11) :2977-2986
[30]  
Takeuchi K, 2009, 2009 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, P54