Experimental electrical characterization of on-chip interconnects

被引：0
|
作者：
Biswas, B
Glasser, A
Lipa, S
Steer, M
Franzon, P
Griffis, D
Russell, P
机构：
来源：
ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING | 1997年
关键词：
D O I：
10.1109/EPEP.1997.634038
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：57 / 59
页数：3
相关论文
共 50 条
  • [21] Technologies for on-chip optical interconnects
    Van Thourhout, D
    Roelkens, G
    Van Campenhout, J
    Brouckaert, J
    Baets, R
    2005 IEEE LEOS ANNUAL MEETING CONFERENCE PROCEEDINGS (LEOS), 2005, : 204 - 205
  • [22] On-chip interconnects - gigahertz and beyond
    Lee, KM
    SOLID STATE TECHNOLOGY, 1998, 41 (09) : 85 - +
  • [23] Inductance analysis of on-chip interconnects
    Kundu, S
    Ghoshal, U
    EUROPEAN DESIGN & TEST CONFERENCE - ED&TC 97, PROCEEDINGS, 1997, : 252 - 255
  • [24] On skin effect in on-chip interconnects
    Andersson, DA
    Svensson, L
    Larsson-Edefors, P
    INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2004, 3254 : 463 - 470
  • [25] Systematic Transient Characterization of Graphene Interconnects for on-Chip ESD Protection
    Chen, Qi
    Ma, Rui
    Lu, Fei
    Wang, Chenkun
    Liu, Ming
    Wang, Albert
    Zhang, Wei
    Xia, Ming
    Xie, Ya-Hong
    Cheng, Yuhua
    2016 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2016,
  • [26] Exploiting Emergence in On-Chip Interconnects
    Hollis, Simon J.
    Jackson, Chris
    Bogdan, Paul
    Marculescu, Radu
    IEEE TRANSACTIONS ON COMPUTERS, 2014, 63 (03) : 570 - 582
  • [27] Unified model for on-chip interconnects
    Yu, S
    Sim, SP
    Krishnan, S
    Petranovic, DM
    Lee, K
    Yang, CY
    2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, 2004, : 1026 - 1031
  • [28] Inductance modeling for on-chip interconnects
    Tu, SW
    Shen, WZ
    Chang, YW
    Chen, TC
    Jou, JY
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2003, 35 (01) : 65 - 78
  • [29] Efficient macromodeling for on-chip interconnects
    Xu, QW
    Mazumder, P
    ASP-DAC/VLSI DESIGN 2002: 7TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE AND 15TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 2002, : 561 - 566
  • [30] Inductance modeling for on-chip interconnects
    Tu, SW
    Shen, WZ
    Chang, YW
    Chen, TC
    2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL III, PROCEEDINGS, 2002, : 787 - 790
12345