Technology scaling effects on the ESD design parameters in sub-100nm CMOS transistors

被引：0

作者：

Boselli, G ^{[1
]}

Rodriguez, J ^{[1
]}

Duvvury, C ^{[1
]}

Reddy, V ^{[1
]}

Chidambaram, PR ^{[1
]}

Hornung, B ^{[1
]}

机构：

[1] Texas Instruments Inc, Silicon Technol Dev, Dallas, TX 75243 USA

来源：

2003 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST | 2003年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

A new phenomenon, reported in this paper for the first time, produces a dramatic reduction of the nMOS and pMOS triggering voltage (VT,) under ESD conditions for an ultra-scaled 90nm CMOS technology used in high performance applications. This VT, reduction is caused by the merging of pocket implants in short gate length transistors. This has a serious impact on the ESD sensitivity of output drivers,. placing restrictions on the design of effective protection devices and burn-in voltage during product screening.

引用

页码：507 / 510

页数：4

共 50 条

[21] SPA plasma for sub-100nm
Murakawa, S
Nemoto, T
Iizuka, V
Yamamoto, N
Ozaki, S
SOLID STATE TECHNOLOGY, 2003, 46 (01) : 59 - +
[22] Gate leakage tolerant circuits in deep sub-100nm CMOS technologies
Kang, SM
Yang, G
Wang, ZD
MICROELECTRONICS: DESIGN, TECHNOLOGY, AND PACKAGING, 2004, 5274 : 56 - 66
[23] What is the future of sub-100nm CMOS: Ultrashallow junctions or ultrathin SOI?
Current, MI
Bedell, SW
Malik, IJ
Feng, LM
Henley, FJ
SOLID STATE TECHNOLOGY, 2000, 43 (09) : 66 - +
[24] Technology innovations and process integrations for sub-100nm gate patterning
Wilfred Pau
Nicolas Gani
Shashank Deshmukh
Thorsten Lill
Theodoros Panagopoulos
John Holland
半导体技术, 2004, (08) : 74 - 79
[25] CPL mask technology for sub-100nm contact hole imaging
Kasprowicz, BS
Conley, W
Litt, LC
van den Broeke, D
Montgomery, P
Socha, R
Wu, W
Lucas, K
Roman, B
Chen, F
Wampler, K
Laidig, T
Progler, C
Hathorn, ME
PHOTOMASK AND NEXT GENERATION LITHOGRAPHY MASK TECHNOLOGY XI, 2004, 5446 : 624 - 631
[26] Do we need a revolution in design and process integration to enable sub-100nm technology nodes?
Grobman, W
DESIGN, PROCESS INTEGRATION, AND CHARACTERIZATION FOR MICROELECTRONICS, 2002, 4692 : 401 - 404
[27] Design of sub-100nm CMOSFETs: Gate dielectrics and channel engineering
Song, S
Kim, WS
Lee, JS
Choe, TH
Choi, JH
Kang, MS
Chung, UI
Lee, NI
Fujihara, K
Kang, HK
Lee, SI
Lee, MY
2000 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2000, : 190 - 191
[28] Vertical pass transistor design for sub-100nm DRAM technologies
McStay, K
Chidambarrao, D
Mandelman, J
Beintner, J
Tews, H
Weybright, M
Wang, G
Li, Y
Hummler, K
Divakaruni, R
Bergner, W
Crabbé, E
Bronner, G
Mueller, W
2002 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2002, : 180 - 181
[29] Circuit-level techniques to control gate leakage for sub-100nm CMOS
Hamzaoglu, F
Stan, MR
ISLPED'02: PROCEEDINGS OF THE 2002 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2002, : 60 - 63
[30] Deep sub-100nm CMOS with ultra low gate sheet resistance by NiSi
Xiang, Q
Woo, C
Paton, E
Foster, J
Yu, B
Lin, MR
2000 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2000, : 76 - 77

← 1 2 3 4 5 →