Runtime Packet-Dropping Detection of Faulty Nodes in Network-on-Chip

被引：2
作者：
Daoud, Luka [1 ]
Rafla, Nader [1 ]
机构：
[1] Boise State Univ, Elect & Comp Engn, Boise, ID 83725 USA
来源：
32ND IEEE INTERNATIONAL SYSTEM ON CHIP CONFERENCE (IEEE SOCC 2019) | 2019年
关键词：
Packet-dropping; Fault-tolerant; Network-on-Chip; NoC; Resilient Network; ROUTING ALGORITHM; TOLERANT; AWARE;
D O I：
10.1109/SOCC46988.2019.1570548660
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
Due to the impact of ongoing deep sub-micron technology, billions of transistors are crammed in an integrated circuit to combine multiple systems on a single chip. Network-on-Chip (NoC) has become the communication infrastructure among these systems' components. On the other hand, scaling down the feature size has increased the probability of faults which could be experienced in runtime. Therefore, online fault detection is considered in the system design. This paper presents an efficient method to detect and avoid faulty nodes that silently discard packets from the network. This method deals with control faults of the NoC routers, where the packets are received but are not saved in the buffers. In this work, a high level fault model is proposed. Also, a detection technique and fault tolerant method is presented. The proposed scheme is analyzed and evaluated. The results show 3.91%, 9.97%, and 8.82% overhead in area, power, and performance, respectively, while guaranteeing packet delivery to the destination.
引用
收藏
页码：266 / 271
页数：6
相关论文
共 21 条
[1]   Networks on chips: A new SoC paradigm [J].
Benini, L ;
De Micheli, G .
COMPUTER, 2002, 35 (01) :70-+
[2]  
Daoud L. B., 2011, Proceedings of the 2011 14th Euromicro Conference on Digital System Design. Architectures, Methods and Tools. (DSD 2011), P805, DOI 10.1109/DSD.2011.107
[3]  
Daoud L. B., 2012, CIRC SYST LASCAS 201, P1
[4]  
Daoud L, 2019, MIDWEST SYMP CIRCUIT, P69, DOI [10.1109/MWSCAS.2019.8884979, 10.1109/mwscas.2019.8884979]
[5]  
Daoud L, 2018, MIDWEST SYMP CIRCUIT, P775, DOI 10.1109/MWSCAS.2018.8623972
[6]   High Performance Bitwise OR Based Submesh Allocation for 2D Mesh-connected CMPs [J].
Daoud, Luka ;
Goulart, Victor .
16TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2013), 2013, :73-77
[7]  
De Micheli G., 2006, NETWORKS CHIPS TECHN
[8]  
Fick D, 2009, DES AUT TEST EUROPE, P21
[9]  
GLASS CJ, 1992, ACM COMP AR, V20, P278, DOI 10.1145/146628.140384
[10]  
Grecu C., 2006, 12th IEEE International On-Line Testing Symposium
123