Chaff: Engineering an efficient SAT solver

被引:0
作者
Moskewicz, MW [1 ]
Madigan, CF [1 ]
Zhao, Y [1 ]
Zhang, LT [1 ]
Malik, S [1 ]
机构
[1] Univ Calif Berkeley, Dept EECS, Berkeley, CA 94720 USA
来源
38TH DESIGN AUTOMATION CONFERENCE PROCEEDINGS 2001 | 2001年
关键词
Boolean satisfiability; design verification;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Boolean Satisfiability is probably the most studied of combinatorial optimization/search problems. Significant effort has been devoted to trying to provide practical solutions to this problem for problem instances encountered in a range of applications in Electronic Design Automation (EDA), as well as in Artificial Intelligence (Al). This study has culminated in the development of several SAT packages, both proprietary and in the public domain (e.g. GRASP, SATO) which find significant use in both research and industry. Most existing complete solvers are variants of the Davis-Putnam (DP) search algorithm. In this paper we describe the development of a new complete solver, Chaff, which achieves significant performance gains through careful engineering of all aspects of the search - especially a particularly efficient implementation of Boolean constraint propagation (BCP) and a novel low overhead decision strategy. Chaff has been able to obtain one to two orders of magnitude performance improvement on difficult SAT benchmarks in comparison with other, solvers (DP or otherwise), including GRASP and SATO.
引用
收藏
页码:530 / 535
页数:6
相关论文
共 12 条
  • [1] [Anonymous], 1997, REASONING BOOLEAN NE
  • [2] BAPTISTA L, 2000, P 6 INT C PRINC PRAC
  • [3] BIERE A, 1999, LNCS, V1579
  • [4] Freeman J. W., 1995, Improvements to Propositional Satisfiability Search Algorithms
  • [5] Marques-Silva J., 1999, P 9 PORT C ART INT E
  • [6] GRASP: A search algorithm for propositional satisfiability
    Marques-Silva, JP
    Sakallah, KA
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 1999, 48 (05) : 506 - 521
  • [7] McAllester David A., 1997, P AAAI 1997, P321
  • [8] Roberto J.Bayardo., 1997, P 14 NATL C ARTIFICI, P203
  • [9] Combinational test generation using satisfiability
    Stephan, P
    Brayton, RK
    SangiovanniVincentelli, AL
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1996, 15 (09) : 1167 - 1176
  • [10] VELEV M, 2001, P DES AUT C