The tunnel source (PNPN) n-MOSFET: A novel high performance transistor

被引:261
作者
Nagavarapu, Venkatagirish [1 ]
Jhaveri, Ritesh [1 ]
Woo, Jason C. S. [1 ]
机构
[1] Univ Calif Los Angeles, Dept Elect Engn, Los Angeles, CA 90095 USA
基金
美国国家科学基金会;
关键词
band-to-band tunneling; I-ON/I-OFF ratio; metal-oxide-semiconductor field-effect transistor (MOSFET) scaling; subthreshold swing;
D O I
10.1109/TED.2008.916711
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
As MOSFET is scaled below 90 nm, many daunting challenges arise. Short-channel effects (SCEs; drain-induced barrier lowering and V-TH rolloff), off-state leakage, parasitic capacitance, and resistance severely limit the performance of these transistors. New device innovations are essential to overcome these difficulties. In this paper, we propose the concept of a novel tunnel source (PNPN) n-MOSFET based on the principle of band-to-band tunneling. It is found that the PNPN n-MOSFET has the potential of steep subthreshold swing and improved ION in addition to immunities against SCEs. Therefore, such a PNPN n-MOSFET can overcome the ever-degrading on-off characteristics of the deeply scaled conventional MOSFET. The design of the PNPN n-MOSFET was extensively examined using simulations. Devices with source-side tunneling junctions were fabricated on bulk substrates using spike anneal, and the experimental data is presented.
引用
收藏
页码:1013 / 1019
页数:7
相关论文
共 23 条
  • [1] Lateral interband tunneling transistor in silicon-on-insulator
    Aydin, C
    Zaslavsky, A
    Luryi, S
    Cristoloveanu, S
    Mariolle, D
    Fraboulet, D
    Deleonibus, S
    [J]. APPLIED PHYSICS LETTERS, 2004, 84 (10) : 1780 - 1782
  • [2] Scaling the vertical tunnel FET with tunnel bandgap modulation and gate workfunction engineering
    Bhuwalka, KK
    Schulze, J
    Eisele, I
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2005, 52 (05) : 909 - 917
  • [3] Vertical tunnel field-effect transistor
    Bhuwalka, KK
    Sedlmaier, S
    Ludsteck, AK
    Tolksdorf, A
    Schulze, J
    Eisele, I
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2004, 51 (02) : 279 - 282
  • [4] Current-voltage characteristics of high current density silicon Esaki diodes grown by molecular beam epitaxy and the influence of thermal annealing
    Dashiell, MW
    Troeger, RT
    Rommel, SL
    Adam, TN
    Berger, PR
    Guedj, C
    Kolodzey, J
    Seabaugh, AC
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2000, 47 (09) : 1707 - 1714
  • [5] LONG JOURNEY INTO TUNNELING
    ESAKI, L
    [J]. PROCEEDINGS OF THE IEEE, 1974, 62 (06) : 825 - 831
  • [6] Girish N. V., 2004, P IEEE SIL NAN WORKS, P33
  • [7] GIRISH NV, 2006, INT J HIGH SPEED ELE, V16, P95
  • [8] Impact ionization MOS (I-MOS) - Part I: Device and circuit simulations
    Gopalakrishnan, K
    Griffin, PB
    Plummer, JD
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2005, 52 (01) : 69 - 76
  • [9] Impact ionization MOS (I-MOS) - Part II: Experimental results
    Gopalakrishnan, K
    Woo, R
    Jungemann, C
    Griffin, PB
    Plummer, JD
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2005, 52 (01) : 77 - 84
  • [10] Hisamoto D, 2000, IEEE T ELECTRON DEV, V47, P2320, DOI 10.1109/16.887014