Ultra Thin Fully Depleted Active Pixel Sensors Processed on SOI Wafers

被引:0
|
作者
Andricek, L. [1 ]
Liemann, G. [1 ]
Moser, H. -G. [1 ]
Richter, R. H. [1 ]
Schweinfest, B. [1 ]
机构
[1] Max Planck Inst Halbleiterlabor, Otto Hahn Ring 6, D-81739 Munich, Germany
来源
2010 IEEE INTERNATIONAL SOI CONFERENCE | 2010年
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The production of the latest generation of fully depleted DEPFET active pixel sensors designed for the Belle-II experiment at KEK, Japan, is currently being finalized. For the first time a thinning technology based on SOI wafers finds now its application in a high energy physics experiment. The DEPFET (DEpleted P-channel FET) is a field effect transistor with an additional implant underneath the channel and integrated on a fully depleted substrate. It combines the functions of a detector and the first amplification stage in one single device. The in-sensor amplification makes it possible to create very thin sensors with an excellent signal/noise ratio for minimum ionizing particles. The fabrication of thin wafer-scale active pixel sensors requires the combination of a highly specialized MOS technology, including two poly-silicon and three metal layers, on fully depleted bulk with MEMS technologies. The devices are realized on custom-made SOI wafers with structured back side implant supplied by Soitec, France. Initially developed for thin DEPFETs, the technology is now being used for the production of other high performance sensors in High Energy Physics (strip and passive pixel detectors) and photon counting devices based on Geiger-mode avalanche photo diodes. Other fields of application are all kind of thin imaging devices for low energy particles (electron microscopy or in medical hadron therapy).
引用
收藏
页数:2
相关论文
共 50 条
  • [1] Fully depleted monolithic active pixel sensor in SOI technology
    Kucewicz, W
    Bulgheroni, A
    Caccia, M
    Domanski, K
    Grabiec, P
    Grodner, M
    Jaroszewicz, B
    Jastrzab, M
    Kociubinski, A
    Kucharski, K
    Kuta, S
    Marczewski, J
    Niemiec, H
    Sapor, M
    Tomaszewski, D
    2004 IEEE NUCLEAR SCIENCE SYMPOSIUM CONFERENCE RECORD, VOLS 1-7, 2004, : 1227 - 1230
  • [2] Device footprint scaling for ultra thin body fully depleted SOI
    Deng, Jie
    Kim, Keunwoo
    Chuang, Ching-Te
    Wong, H. -S Philip
    ISQED 2007: PROCEEDINGS OF THE EIGHTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2007, : 145 - +
  • [3] Characterisation of a thin fully depleted SOI pixel sensor with high momentum charged particles
    Battaglia, Marco
    Bisello, Dario
    Contarato, Devis
    Denes, Peter
    Giubilato, Piero
    Mattiazzo, Serena
    Pantano, Devis
    NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENT, 2012, 676 : 50 - 53
  • [4] Characterisation of a Thin Fully Depleted SOI Pixel Sensor with Soft X-ray Radiation
    Battaglia, Marco
    Bisello, Dario
    Celestre, Richard
    Contarato, Devis
    Denes, Peter
    Mattiazzo, Serena
    Tindall, Craig
    NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENT, 2012, 674 : 51 - 54
  • [5] Atomic Scale Thickness Control of SOI Wafers for Fully Depleted Applications
    Schwarzenbach, W.
    Daval, N.
    Barec, V.
    Bonnin, O.
    Acosta-Alba, P.
    Maddalon, C.
    Chibko, A.
    Robson, T.
    Nguyen, B. -Y.
    Maleville, C.
    ADVANCED SEMICONDUCTOR-ON-INSULATOR TECHNOLOGY AND RELATED PHYSICS 16, 2013, 53 (05): : 39 - 46
  • [6] A monolithic pixel sensor in 0.15 μm fully depleted SOI technology
    Battaglia, Marco
    Bisello, Dario
    Contarato, Devis
    Denes, Peter
    Glubilato, Piero
    Glesener, Lindsay
    Vu, Chinh
    NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENT, 2007, 583 (2-3): : 526 - 528
  • [7] A NOVEL TECHNIQUE FOR FABRICATION OF FULLY DEPLETED CMOS DEVICES IN ULTRA-THIN SOI FILMS
    KARULKAR, PC
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1989, 36 (11) : 2622 - 2622
  • [8] Ultra-thin SOI/BOX Layers and Next Generations Planar Fully Depleted Substrates
    Schwarzenbach, W.
    Barec, V.
    Cauchy, X.
    Daval, N.
    Kerdiles, S.
    Boedt, F.
    Bonnin, O.
    Nguyen, B. -Y.
    Maleville, C.
    SILICON COMPATIBLE MATERIALS, PROCESSES, AND TECHNOLOGIES FOR ADVANCED INTEGRATED CIRCUITS AND EMERGING APPLICATIONS 2, 2012, 45 (06): : 227 - 230
  • [9] Hybrid active pixel sensors and SOI inspired option
    Amati, M
    Baranski, M
    Bulgheroni, A
    Caccia, M
    Domanski, K
    Grabiec, P
    Grodner, M
    Jaroszewicz, B
    Kucewicz, W
    Kucharski, K
    Kuta, S
    Machowski, W
    Marczewski, J
    Niemiec, H
    Sapor, M
    Tomaszewski, D
    NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENT, 2003, 511 (1-2): : 265 - 270
  • [10] Surface Potential Based Model of Ultra-Thin Fully Depleted SOI MOSFET for IC Simulations
    Rozeau, Olivier
    Jaud, Marie-Anne
    Poiroux, Thierry
    Benosman, Mohamed
    2011 IEEE INTERNATIONAL SOI CONFERENCE, 2011,