Comparison of Lidless & Overmold Flip Chip Package with 40nm Ultra Low-K Silicon Technology

被引：2
|
作者：
Prasad, Aparna [1 ]
Kang, Teck Gyu [1 ]
Li, Yuan [1 ]
Robinson, Dale [2 ]
Pasia, Rodel [2 ]
Yoo, Bosun [2 ]
机构：
[1] Altera Corp, 101 Innovat Dr, San Jose, CA 95134 USA
[2] Amkor Technol, Chandler, AZ 85284 USA
来源：
2010 PROCEEDINGS 60TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC) | 2010年
关键词：
D O I：
10.1109/ECTC.2010.5490881
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Current portable electronic products are driving component packaging towards Flip Chip Packaging Technologies for integrating multiple electrical functionalities. The driver for flip chip continues to be performance and small form factor. This paper evaluates the lidless and molded flip chip packages with 40nm ultra low K (ULK) Silicon Technology. A comparative study on the two package types is carried out showing the effect of substrate core thickness and die thickness on the package coplanarity. Second level solder fatigue life between the two packages are also discussed. Finite Element Method (FEM) is done using various packaging design parameters and material properties for two packages types to study their effect on the key output parameters like stress in ULK Silicon, component and board level reliability.
引用
收藏
页码：31 / 35
页数：5
相关论文
共 50 条
  • [31] Underfill characterization for low-k dielectric/Cu interconnect IC flip-chip package reliability
    Tsao, PH
    Huang, C
    Lii, MJ
    Su, B
    Tsai, NS
    54TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2004, : 767 - 769
  • [32] Chip-package-interaction Modeling of ultra Low-k/Copper back end of line
    Liu, X. H.
    Shaw, T. M.
    Lane, M. W.
    Liniger, E. G.
    Herbst, B. W.
    Questad, D. L.
    PROCEEDINGS OF THE IEEE 2007 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2007, : 13 - +
  • [33] Parametric Study of Low-k Layer Stress for a Flip-Chip Chip Size Package Using a Copper Pillar Bump
    Song, Cha Gyu
    Jung, Hoon Sun
    Sohn, EunSook
    Kang, DaeByoung
    Kim, JinYoung
    Yoon, JuHoon
    Lee, ChoonHeung
    Choa, Sung-Hoon
    NANOSCIENCE AND NANOTECHNOLOGY LETTERS, 2016, 8 (01) : 1 - 7
  • [34] Design, assembly and reliability of large die and fine-pitch Cu/low-k flip chip package
    Ong, Yue Ying
    Ho, Soon Wee
    Vaidyanathan, Kripesh
    Sekhar, Vasarla Nagendra
    Jong, Ming Chinq
    Long, Samuel Lim Yak
    Sheng, Vincent Lee Wen
    Wai, Leong Ching
    Rao, Vempati Srinivasa
    Ong, Jimmy
    Ong, Xuefen
    Zhang, Xiaowu
    Seung, Yoon Uk
    Lau, John H.
    Lim, Yeow Kheng
    Yeo, David
    Chan, Kai Chong
    Zhang Yanfeng
    Tan, Juan Boon
    Sohn, Dong Kyun
    MICROELECTRONICS RELIABILITY, 2010, 50 (07) : 986 - 994
  • [35] Chip Package Interaction (CPI) Reliability of Low-k/ULK Interconnect with Lead Free Technology
    Fu, Lei
    Su, Michael
    Anand, Ashok
    Goh, Edwin
    Kuechenmeister, Frank
    2010 PROCEEDINGS 60TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2010, : 1613 - 1617
  • [36] Overmolded flip chip packaging solution for large die FPGA with 65nm low-k dielectrics
    Yip, Laurene
    Chaware, Raghunandan
    2007 12TH INTERNATIONAL SYMPOSIUM ON ADVANCED PACKAGING MATERIALS: PROCESSES, PROPERTIES, AND INTERFACES, 2007, : 1 - 4
  • [37] Challenges of Chip-to-package Interaction for 22nm Technology with Ultra Low k and Pb-free Interconnects
    Muzzy, Chris
    Bisson, Richard
    Cincotta, John
    Degraw, Danielle
    Engbrecht, Edward
    Gill, Jason
    Lustig, Naftali
    McLaughlin, Karen
    Ouimet, Sylvain
    Ross, Joseph
    Turnbull, David
    2013 IEEE 63RD ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2013, : 402 - 405
  • [38] Ultra low-k die crack study for lead free solder bump flip-chip packaging
    K. M. Chen
    Journal of Materials Science: Materials in Electronics, 2011, 22 : 988 - 994
  • [39] Ultra low-k die crack study for lead free solder bump flip-chip packaging
    Chen, K. M.
    JOURNAL OF MATERIALS SCIENCE-MATERIALS IN ELECTRONICS, 2011, 22 (08) : 988 - 994
  • [40] A Comprehensive Process Engineering on TDDB for Direct Polishing Ultra-Low K Dielectric Cu Interconnects at 40nm Technology Node and Beyond
    Lin, W. C.
    Tsai, T. C.
    Hsu, H. K.
    Lin, Jack
    Tsao, W. C.
    Chen, Willis
    Cheng, C. M.
    Hsu, C. L.
    Liu, C. C.
    Hsu, C. M.
    Lin, J. F.
    Huang, C. C.
    Wu, J. Y.
    2011 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2011,
12345