A hardware/software co-design approach for face recognition

被引:0
作者
Li, XG [1 ]
Areibi, S [1 ]
机构
[1] Univ Guelph, Sch Engn, Guelph, ON N1G 2W1, Canada
来源
16TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, PROCEEDINGS | 2004年
关键词
ANN; face recognition; FPGA; H/S co-design;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Face recognition is a technique employed in large-scale citizen identification applications, surveillance applications, law enforcement applications such as booking stations, and kiosks. Artificial Neural Networks (ANNs) have been proved to be all effective way to solve this problem, but due to the long-time training process, this approach can Hot be implemented efficiently by software. Although, hardware implementations can speedup the training process, this may lead to an inflexible solution. To balance flexibility (i.e. software implementations) and performance (i.e. hardware implementations), an embedded computing system consisting of both a processor and dedicated hardware on a Field Programmable Gate Array (FPGA) chip is proposed to solve face recognition based on all ANN approach. Results obtained indicate that this system achieves almost twice the speedup over a pure software implementation.
引用
收藏
页码:55 / 58
页数:4
相关论文
共 50 条
  • [21] Achievement of virtual reality system by hardware/software co-design
    Yan, Wei
    Wu, Wenxian
    Shao, Yan
    An, Jing
    Sensor Letters, 2014, 12 (02) : 260 - 263
  • [22] A hardware-software co-design approach for implementing sparse matrix vector multiplication on FPGAs
    Jain-Mendon, Shweta
    Sass, Ron
    MICROPROCESSORS AND MICROSYSTEMS, 2014, 38 (08) : 873 - 888
  • [23] Rapid Prototyping of an Automated Video Surveillance System: A Hardware-Software Co-Design Approach
    Ngo, Hau T.
    Rakvic, Ryan N.
    Broussard, Randy P.
    Ives, Robert W.
    MOBILE MULTIMEDIA/IMAGE PROCESSING, SECURITY, AND APPLICATIONS 2011, 2011, 8063
  • [24] Hardware-accelerated Implementation of EMD Hardware and Software Co-design Evalution for HHT
    Wang, Lei
    Vai, Mang I.
    Mak, Peng Un
    Ieong, Chio In
    2010 3RD INTERNATIONAL CONFERENCE ON BIOMEDICAL ENGINEERING AND INFORMATICS (BMEI 2010), VOLS 1-7, 2010, : 912 - 915
  • [25] Co-Z ECC scalar multiplications for hardware, software and hardware-software co-design on embedded systems
    Baldwin, Brian
    Goundar, Raveen R.
    Hamilton, Mark
    Marnane, William P.
    JOURNAL OF CRYPTOGRAPHIC ENGINEERING, 2012, 2 (04) : 221 - 240
  • [26] Hardware-Software Co-design for BLDC Motor Speed Controller Design
    Alecsa, Bogdan
    Onea, Alexandru
    ADVANCED MATERIALS RESEARCH II, PTS 1 AND 2, 2012, 463-464 : 1256 - +
  • [27] Automatic SoC Design Flow on Many-core Processors: a Software Hardware Co-Design Approach for FPGAs
    Liu, Ling
    Morozov, Oleksii
    Han, Yuxing
    Gutknecht, Juerg
    Hunziker, Patrick
    FPGA 11: PROCEEDINGS OF THE 2011 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD PROGRAMMABLE GATE ARRAYS, 2011, : 37 - 40
  • [28] SOFTWARE/HARDWARE CO-DESIGN OF MODULAR EXPONENTIATION FOR EFFICIENT RSA CRYPTOSYSTEM
    Issad, M.
    Boudraa, B.
    Anane, M.
    Anane, N.
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2014, 23 (03)
  • [29] Deep Learning Hardware/Software Co-Design for Heart Sound Classification
    Jhong, Wun-Siou
    Chu, Shao-, I
    Huang, Yu-Jung
    Hsu, Tsun-Yi
    Lin, Wei-Chen
    Huang, Pokai
    Wang, Jia-Jung
    2020 17TH INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC 2020), 2020, : 27 - 28
  • [30] Hardware/Software Co-design for the Signal Processing of Dielectric Materials Characterization
    Kamaleldin, Ahmed
    Wagner, Jonas
    Rolfes, Ilona
    Barowski, Jan
    Goehringer, Diana
    2020 THIRD INTERNATIONAL WORKSHOP ON MOBILE TERAHERTZ SYSTEMS (IWMTS), 2020,