Subthreshold behavior of junctionless silicon nanowire transistors from atomic scale simulations

被引:20
作者
Ansari, Lida [1 ]
Feldman, Baruch [1 ]
Fagas, Giorgos [1 ]
Colinge, Jean-Pierre [1 ]
Greer, James C. [1 ]
机构
[1] Natl Univ Ireland Univ Coll Cork, Tyndall Natl Inst, Cork, Ireland
关键词
Ab initio calculations; Electronic transport; Elemental semiconductors; Nanowire; NEGF; Silicon; Transistors;
D O I
10.1016/j.sse.2011.10.021
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Previously, we reported current-voltage characteristics of silicon nanowire junctionless transistors with a 3 nm gate length and a 1 nm wire diameter as calculated within a Density Functional Theory (DFT) framework. Our results reveal that a 3 nm gate length can provide good electrostatic control over the channel. In this work, sensitivity to dopant position within the nanowire cross section on the band structure is explored. Our calculation of the current-voltage characteristics is extended here by considering the role of charge self-consistency on the charge carrier transport, and in particular the subthreshold slope in these nanowire transistors is examined. Even at such small length scales, the self-consistent calculations indicate that subthreshold slopes of 74 and 80 mV/clec can be obtained for p-channel and n-channel devices, respectively. (C) 2011 Elsevier Ltd. All rights reserved.
引用
收藏
页码:58 / 62
页数:5
相关论文
共 19 条
  • [1] Simulation of junctionless Si nanowire transistors with 3 nm gate length
    Ansari, Lida
    Feldman, Baruch
    Fagas, Giorgos
    Colinge, Jean-Pierre
    Greer, James C.
    [J]. APPLIED PHYSICS LETTERS, 2010, 97 (06)
  • [2] DFTB+, a sparse matrix-based implementation of the DFTB method
    Aradi, B.
    Hourahine, B.
    Frauenheim, Th.
    [J]. JOURNAL OF PHYSICAL CHEMISTRY A, 2007, 111 (26) : 5678 - 5684
  • [3] Colinge JP, 2010, NAT NANOTECHNOL, V5, P225, DOI [10.1038/nnano.2010.15, 10.1038/NNANO.2010.15]
  • [4] Multiple-gate SOI MOSFETs
    Colinge, JP
    [J]. SOLID-STATE ELECTRONICS, 2004, 48 (06) : 897 - 905
  • [5] High performance silicon nanowire field effect transistors
    Cui, Y
    Zhong, ZH
    Wang, DL
    Wang, WU
    Lieber, CM
    [J]. NANO LETTERS, 2003, 3 (02) : 149 - 152
  • [6] Datta S., 1997, ELECT TRANSPORT MESO
  • [7] Groups III and V impurity solubilities in silicon due to laser, flash, and solid-phase-epitaxial-regrowth anneals
    Duffy, R.
    Dao, T.
    Tamminga, Y.
    van der Tak, K.
    Roozeboom, F.
    Augendre, E.
    [J]. APPLIED PHYSICS LETTERS, 2006, 89 (07)
  • [8] Self-consistent-charge density-functional tight-binding method for simulations of complex materials properties
    Elstner, M
    Porezag, D
    Jungnickel, G
    Elsner, J
    Haugk, M
    Frauenheim, T
    Suhai, S
    Seifert, G
    [J]. PHYSICAL REVIEW B, 1998, 58 (11): : 7260 - 7268
  • [9] Ballistic Conductance in Oxidized Si Nanowires
    Fagas, Giorgos
    Greer, James C.
    [J]. NANO LETTERS, 2009, 9 (05) : 1856 - 1860
  • [10] Surface segregation and backscattering in doped silicon nanowires
    Fernández-Serra, MV
    Adessi, C
    Blase, X
    [J]. PHYSICAL REVIEW LETTERS, 2006, 96 (16)