Study of MOS-gated strained-Si Buried Channel Field Effect Transistors

被引:0
作者
Fobelets, K. [1 ]
Velazquez-Perez, J. E. [2 ]
Hackbarth, T. [3 ]
机构
[1] Univ London Imperial Coll Sci Technol & Med, Dept Elect & Elect Engn, London SW7 2BT, England
[2] Univ Salamanca, Dept Fis Aplicada, Salamanca 37008, Spain
[3] Daimler Chrysler AG, Res Ctr Ulm, D-89081 Ulm, Germany
基金
英国工程与自然科学研究理事会;
关键词
Strained-Si; SiGe virtual substrate; Buried channel FET; MOS-gating;
D O I
10.1080/03772063.2007.10876139
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
MOS-gated strained-Si modulation doped Field Effect Transistors (MOSMODFETs) traditionally suffer from parallel conduction causing degradation of the device performance below that of the Si control fabricated in the same batch. We present a MOSMODFET in which parallel conduction is avoided through the use of ultra-thin modulation doped layers and TMAH etching to remove the top SI parasitic layer. A low thermal budget and deposited oxides are used to conserve material integrity. This approach has lead to MOSMODFETs that show RF performance improvement over the Si control MOSFET and improved DC operation over a temperature range from 10K to 300K. The influence of the low temperature processing on the characteristics is an increase from 0.3 to 1.2 Omega mm of the contact resistance, and the deposited oxide increases the interface state density.
引用
收藏
页码:253 / 262
页数:10
相关论文
共 50 条
[31]   The effect of Young's modulus of contact-etch-stop layer (CESL) stressor on the strained-Si MOSFET [J].
Chiou, Yung-Chuan ;
Chen, Hou-Yu ;
Huang, Chien-Chao .
PHYSICA STATUS SOLIDI A-APPLICATIONS AND MATERIALS SCIENCE, 2012, 209 (10) :1950-1953
[32]   Thermal oxidation of strained Si/SiGe: impact of surface morphology and effect on MOS devices [J].
Olsen, SH ;
O'Neill, AG ;
Norris, DJ ;
Cullis, AG ;
Bull, SJ ;
Chattopadhyay, S ;
Kwa, KSK ;
Driscoll, LS ;
Waite, AM ;
Tang, YT ;
Evans, AGR .
MATERIALS SCIENCE AND ENGINEERING B-SOLID STATE MATERIALS FOR ADVANCED TECHNOLOGY, 2004, 109 (1-3) :78-84
[33]   The analog/RF performance of a strained-Si graded-channel dual-material double-gate MOSFET with interface charges [J].
Subba Rao Suddapalli ;
Bheema Rao Nistala .
Journal of Computational Electronics, 2021, 20 :492-502
[34]   The analog/RF performance of a strained-Si graded-channel dual-material double-gate MOSFET with interface charges [J].
Suddapalli, Subba Rao ;
Nistala, Bheema Rao .
JOURNAL OF COMPUTATIONAL ELECTRONICS, 2021, 20 (01) :492-502
[35]   Strained Si channel NMOSFETs using a stress field with Si1-yCy source and drain stressors [J].
Chang, S. T. ;
Tasi, H. -S. ;
Kung, C. Y. .
THIN SOLID FILMS, 2006, 508 (1-2) :333-337
[36]   A strained Si-channel NMOSFET with low field mobility enhancement of about 140% using a SiGe virtual substrate [J].
崔伟 ;
唐昭焕 ;
谭开洲 ;
张静 ;
钟怡 ;
胡辉勇 ;
徐世六 ;
李平 ;
胡刚毅 .
半导体学报, 2012, 33 (09) :65-68
[37]   A strained Si-channel NMOSFET with low field mobility enhancement of about 140% using a SiGe virtual substrate [J].
Cui Wei ;
Tang Zhaohuan ;
Tan Kaizhou ;
Zhang Jing ;
Zhong Yi ;
Hu Huiyong ;
Xu Shiliu ;
Li Ping ;
Hu Gangyi .
JOURNAL OF SEMICONDUCTORS, 2012, 33 (09)
[38]   HIGH-MOBILITY P-CHANNEL METAL-OXIDE-SEMICONDUCTOR FIELD-EFFECT-TRANSISTOR ON STRAINED SI [J].
NAYAK, DK ;
WOO, JCS ;
PARK, JS ;
WANG, KL ;
MACWILLIAMS, KP .
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1994, 33 (4B) :2412-2414
[39]   A center-potential-based threshold voltage model for a graded-channel dual-material double-gate strained-Si MOSFET with interface charges [J].
Subba Rao Suddapalli ;
Bheema Rao Nistala .
Journal of Computational Electronics, 2019, 18 :1173-1181
[40]   An Analytical Surface Potential Modeling of Fully-Depleted Symmetrical Double-Gate (DG) Strained-Si MOSFETs Including the Effect of Interface Charges [J].
Sarangi, S. ;
Santra, A. ;
Bhushan, S. ;
Krishna, Gopi S. ;
Dubey, Sarvesh ;
Tiwari, P. K. .
2013 STUDENTS CONFERENCE ON ENGINEERING AND SYSTEMS (SCES): INSPIRING ENGINEERING AND SYSTEMS FOR SUSTAINABLE DEVELOPMENT, 2013,