Deep Reinforcement Learning Enabled Self-Configurable Networks-on-Chip for High-Performance and Energy-Efficient Computing Systems

被引:7
作者
Reza, Md Farhadur [1 ]
机构
[1] Eastern Illinois Univ, Dept Math & Comp Sci, Charleston, IL 61920 USA
关键词
System-on-chip; Reinforcement learning; Task analysis; Artificial neural networks; Optimization; Computer architecture; Voltage; Network-on-chip (NoC); multicore architecture; mancore processor; machine learning (ML); reinforcement learning (RL); distributed RL; deep reinforcement learning (Deep RL); Q-learning; neural networks (NNs); self-configurable; energy-efficiency; high-performance; PREDICTION; DESIGN; MODEL;
D O I
10.1109/ACCESS.2022.3182500
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Network-on-Chips (NoC) has been the superior interconnect fabric for multi/many-core on-chip systems because of its scalability and parallelism. On-chip network resources can be dynamically configured to improve the energy efficiency and performance of NoC. However, large and complex design space in heterogeneous NoC architectures becomes difficult to explore within a reasonable time for optimal trade-offs of energy and performance. Furthermore, reactive resource management is not effective in preventing problems, such as thermal hotspots, from happening in adaptive systems. Therefore, we propose machine learning (ML) techniques to provide proactive solutions within an instant in NoC-based computing systems. We present a deep reinforcement learning (deep RL) technique to configure voltage/frequency levels of NoC routers and links for both high performance and energy efficiency while meeting the global energy budget constraint. Distributed RL agents technique has been proposed, where an RL agent configures a NoC router and associated links intelligently based on system utilization and application demands. Additionally, neural networks are used to approximate the actions of distributed RL agents. Simulations results for NoC sizes ranging from 16 to 256 cores under real applications and synthetic traffic show that the proposed self-configurable and scalable approach, on average, improves energy-delay product (EDP) by 30-40% (up to 80%) and by 8% (up to 17%) compared to existing non-ML and ML based solutions, respectively.
引用
收藏
页码:65339 / 65354
页数:16
相关论文
共 53 条
[1]   GARNET: A Detailed On-Chip Network Model inside a Full-System Simulator [J].
Agarwal, Niket ;
Krishna, Tushar ;
Peh, Li-Shiuan ;
Jha, Niraj K. .
ISPASS 2009: IEEE INTERNATIONAL SYMPOSIUM ON PERFORMANCE ANALYSIS OF SYSTEMS AND SOFTWARE, 2009, :33-42
[2]  
[Anonymous], CEREBRAS WAFER SCALE
[3]  
[Anonymous], IBM CPLEX OPTIMIZATI
[4]  
Bai YX, 2017, TWENTY-SECOND INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXII), P825, DOI 10.1145/3037697.3037717
[5]   Networks on chip:: A new paradigm for systems on chip design [J].
Benini, L ;
De Micheli, G .
DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, 2002, :418-419
[6]  
Bergman K., 2008, TECH REP, V15
[7]  
Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
[8]   KiloCore: A 32-nm 1000-Processor Computational Array [J].
Bohnenstiehl, Brent ;
Stillmaker, Aaron ;
Pimentel, Jon J. ;
Andreas, Timothy ;
Liu, Bin ;
Tran, Anh T. ;
Adeagbo, Emmanuel ;
Baas, Bevan M. .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2017, 52 (04) :891-902
[9]   Exascale Computing-a fact or a fiction? [J].
Borkar, Shekhar .
IEEE 27TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM (IPDPS 2013), 2013, :3-3
[10]   Extreme-scale Realistic Stencil Computations on Sunway TaihuLight with Ten Million Cores [J].
Cai, Ying ;
Yang, Chao ;
Ma, Wenjing ;
Ao, Yulong .
2018 18TH IEEE/ACM INTERNATIONAL SYMPOSIUM ON CLUSTER, CLOUD AND GRID COMPUTING (CCGRID), 2018, :566-571