共 53 条
[1]
GARNET: A Detailed On-Chip Network Model inside a Full-System Simulator
[J].
ISPASS 2009: IEEE INTERNATIONAL SYMPOSIUM ON PERFORMANCE ANALYSIS OF SYSTEMS AND SOFTWARE,
2009,
:33-42
[2]
[Anonymous], CEREBRAS WAFER SCALE
[3]
[Anonymous], IBM CPLEX OPTIMIZATI
[4]
Bai YX, 2017, TWENTY-SECOND INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXII), P825, DOI 10.1145/3037697.3037717
[5]
Networks on chip:: A new paradigm for systems on chip design
[J].
DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS,
2002,
:418-419
[6]
Bergman K., 2008, TECH REP, V15
[7]
Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
[9]
Exascale Computing-a fact or a fiction?
[J].
IEEE 27TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM (IPDPS 2013),
2013,
:3-3
[10]
Extreme-scale Realistic Stencil Computations on Sunway TaihuLight with Ten Million Cores
[J].
2018 18TH IEEE/ACM INTERNATIONAL SYMPOSIUM ON CLUSTER, CLOUD AND GRID COMPUTING (CCGRID),
2018,
:566-571