Voltage Balancing Strategy for V-Clamp Multilevel Converter Under High Modulation Index and High Power Factor Condition

被引:0
作者
Xue, Yao [1 ]
Wang, Chenchen [1 ]
Guo, Jiawei [1 ]
Zheng, Trillion Q. [1 ]
Yang, Xiaofeng [1 ]
机构
[1] Beijing Jiaotong Univ, Sch Elect Engn, Beijing 100044, Peoples R China
来源
IEEE ACCESS | 2021年 / 9卷
基金
中国国家自然科学基金;
关键词
Capacitors; Switches; Modulation; Multilevel converters; Voltage; Switching loss; Topology; V-clamp multilevel converter; carrier-based modulation; capacitor voltage balancing; reduce switching loss; SPACE VECTOR MODULATION;
D O I
10.1109/ACCESS.2021.3128421
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Featured with the simple structure, V-clamp multilevel converter (VMC) shows good prospect in the high-voltage and high-power applications. But VMC is endangered by the deviation of dc-link capacitors voltage, especially under the high modulation index (MI) and high power factor (PF) condition. Thus, a voltage balancing strategy for three-phase seven-level VMC is proposed in this paper. This strategy re-designs the carriers and reference to achieve capacitors voltage balancing with reduced switching actions. Besides, an active compensation control for capacitors voltage is presented to improve the dynamic performance. Compared with the conventional virtual space vector modulation, the proposed strategy significantly reduces the switching loss while provides a better output voltage under the high MI and high PF condition. The simulation model and experimental prototype of VMC with 7.2kW/220V are constructed to verify the validity of the proposed strategy.
引用
收藏
页码:154640 / 154650
页数:11
相关论文
共 22 条
[1]  
Alian Chen, 2008, IECON 2008 - 34th Annual Conference of IEEE Industrial Electronics Society, P3184, DOI 10.1109/IECON.2008.4758470
[2]   A virtual-vector pulsewidth modulation for the four-level diode-clamped DC-AC converter [J].
Busquets-Monge, Sergio ;
Bordonau, Josep ;
Rocabert, Joan .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2008, 23 (04) :1964-1972
[3]   Overmodulation of n-Level Three-Leg DC-AC Diode-Clamped Converters With Comprehensive Capacitor Voltage Balance [J].
Busquets-Monge, Sergio ;
Maheshwari, RamKrishan ;
Munk-Nielsen, Stig .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2013, 60 (05) :1872-1883
[4]   Capacitor voltage balancing using redundant states of space vector modulation for five-level diode clamped inverters [J].
Hotait, H. A. ;
Massoud, A. M. ;
Finney, S. J. ;
Williams, B. W. .
IET POWER ELECTRONICS, 2010, 3 (02) :292-313
[5]   Multilevel voltage source inverter with optimised usage of bidirectional switches [J].
Jamaludin, Jafferi ;
Abd Rahim, Nasrudin ;
Ping, Hew Wooi .
IET POWER ELECTRONICS, 2015, 8 (03) :378-390
[6]   Space Vector Modulation for Three-Level NPC Converter With Neutral Point Voltage Balance and Switching Loss Reduction [J].
Jiao, Yang ;
Lee, Fred C. ;
Lu, Sizhao .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2014, 29 (10) :5579-5591
[7]   Topology, Efficiency Analysis, and Control of a Four-Level π -Type Converter [J].
Jin, Bosen ;
Yuan, Xibo .
IEEE JOURNAL OF EMERGING AND SELECTED TOPICS IN POWER ELECTRONICS, 2019, 7 (02) :1044-1059
[8]   Effects of parasitics on the control of voltage source inverters [J].
Kerkman, RJ ;
Leggate, D ;
Schlegel, DW ;
Winterhalter, C .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2003, 18 (01) :140-150
[9]   A step-up switched-capacitor multilevel inverter based on 5-level T-type modules [J].
Khodaparast, Aryorad ;
Adabi, Jafar ;
Rezanejad, Mohammad .
IET POWER ELECTRONICS, 2019, 12 (03) :483-491
[10]   Recent Advances and Industrial Applications of Multilevel Converters [J].
Kouro, Samir ;
Malinowski, Mariusz ;
Gopakumar, K. ;
Pou, Josep ;
Franquelo, Leopoldo G. ;
Wu, Bin ;
Rodriguez, Jose ;
Perez, Marcelo A. ;
Leon, Jose I. .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2010, 57 (08) :2553-2580