Approximate Conditional Carry Adder for Error Tolerant Applications

被引:0
|
作者
Roy, Avishek Sinha [1 ]
Prasad, N. [1 ]
Dhar, Anindya Sundar [1 ]
机构
[1] Indian Inst Technol, Dept Elect & Elect Commun Engn, Kharagpur 721302, W Bengal, India
关键词
Approximate adder; conditional carry; conditional sum; energy- and power-delay product; reliability;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Conditional carry adder has the advantage of best delay characteristics compared to other fast adders. This article presents approximate models of conditional carry adder (CCA), suitable in considering for error tolerant applications. Four approximate models (Approx1, Approx2, Approx3, and Approx4) with different levels of approximation have been proposed, which can be extended further to an n-level approximate model. Bit probabilities at outputs of the internal gates have been considered in deducing the approximate models of the circuit. Exclusive analysis has been done for an 8-bit conditional carry adder, whose deductions can be considered for the adder of any size. Implementation results on ASIC platform have shown an improvement of 15.833% and 14.256% in terms of area and operating speed, and 20.228% and 38.918% in terms of power-delay product and energy-delay product, when compared with exact CCA, respectively.
引用
收藏
页数:6
相关论文
共 50 条
  • [41] ASCache: An Approximate SSD Cache for Error-Tolerant Applications
    Li, Fei
    Lu, Youyou
    Wu, Zhongjie
    Shu, Jiwu
    PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2019,
  • [42] DCPA: approximate adder design exploiting dual carry prediction
    Choi, Woong
    Shim, Minseob
    Seok, Hyelin
    Kim, Yongtae
    IEICE ELECTRONICS EXPRESS, 2021, 18 (23):
  • [43] Hardware Optimized and Error Reduced Approximate Adder
    Balasubramanian, Padmanabhan
    Maskell, Douglas L.
    ELECTRONICS, 2019, 8 (11)
  • [44] An improved 32-bit Carry-Lookahead Adder with Conditional Carry-Selection
    Chen Ping-hua
    Zhao Juan
    Xie Guo-bo
    Li Yi-jun
    ICCSSE 2009: PROCEEDINGS OF 2009 4TH INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE & EDUCATION, 2009, : 1911 - 1913
  • [45] HEAD: High-Speed Approximate HEterogeneous ADder for Error-Resilient Applications
    Guturu, Sahith
    Kumar, Uppugunduru Anil
    Verma, Shruti
    Ahmed, Syed Ershad
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2024, 33 (18)
  • [46] Design of Approximate Subtractors and Dividers for Error Tolerant Image Processing Applications
    Anusha Gorantla
    P. Deepa
    Journal of Electronic Testing, 2019, 35 : 901 - 907
  • [47] Design of Approximate Subtractors and Dividers for Error Tolerant Image Processing Applications
    Gorantla, Anusha
    Deepa, P.
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2019, 35 (06): : 901 - 907
  • [48] Energy Efficient Approximate 4:2 Compressors for Error Tolerant Applications
    Krishna, L. Hemanth
    Rao, J. Bhaskara
    Sk, Ayesha
    Veeramachaneni, Sreehari
    Sk, Noor Mahammad
    2021 28TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS, AND SYSTEMS (IEEE ICECS 2021), 2021,
  • [49] Concurrent Error Detectable Carry Select Adder with Easy Testability
    Kito, Nobutaka
    Takagi, Naofumi
    IEEE TRANSACTIONS ON COMPUTERS, 2019, 68 (07) : 1105 - 1110
  • [50] Reconfigurable lower-part approximate adder with error-tolerant application: an approach using QCA computing
    Khan, Angshuman
    Parameshwara, M. C.
    Maroof, Naeem
    INTERNATIONAL JOURNAL OF AD HOC AND UBIQUITOUS COMPUTING, 2024, 46 (02) : 65 - 79