Approximate Conditional Carry Adder for Error Tolerant Applications

被引:0
|
作者
Roy, Avishek Sinha [1 ]
Prasad, N. [1 ]
Dhar, Anindya Sundar [1 ]
机构
[1] Indian Inst Technol, Dept Elect & Elect Commun Engn, Kharagpur 721302, W Bengal, India
关键词
Approximate adder; conditional carry; conditional sum; energy- and power-delay product; reliability;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Conditional carry adder has the advantage of best delay characteristics compared to other fast adders. This article presents approximate models of conditional carry adder (CCA), suitable in considering for error tolerant applications. Four approximate models (Approx1, Approx2, Approx3, and Approx4) with different levels of approximation have been proposed, which can be extended further to an n-level approximate model. Bit probabilities at outputs of the internal gates have been considered in deducing the approximate models of the circuit. Exclusive analysis has been done for an 8-bit conditional carry adder, whose deductions can be considered for the adder of any size. Implementation results on ASIC platform have shown an improvement of 15.833% and 14.256% in terms of area and operating speed, and 20.228% and 38.918% in terms of power-delay product and energy-delay product, when compared with exact CCA, respectively.
引用
收藏
页数:6
相关论文
共 50 条
  • [1] An accuracy enhanced error tolerant adder with carry prediction for approximate computing
    Kim Y.
    IEIE Transactions on Smart Processing and Computing, 2019, 8 (04): : 324 - 330
  • [2] A power and area efficient approximate carry skip adder for error resilient applications
    Patel, Sujit Kumar
    Garg, Bharat
    Rai, Shireesh Kumar
    TURKISH JOURNAL OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCES, 2020, 28 (01) : 443 - 457
  • [3] Low Power Multiplier Using Approximate Adder for Error Tolerant Applications
    Hemanth, C.
    Sangeetha, R. G.
    Kademani, Sagar
    Shahbaz Ali, Meer
    IETE JOURNAL OF RESEARCH, 2025, 71 (01) : 292 - 302
  • [4] A Novel approximate adder with enhanced low-cost carry prediction for error tolerant computing
    Kim Y.
    IEIE Transactions on Smart Processing and Computing, 2019, 8 (06): : 506 - 510
  • [5] Approximate Adder With Output Correction for Error Tolerant Applications and Gaussian Distributed Inputs
    Esposito, Darjn
    Castellano, Gerardo
    De Caro, Davide
    Napoli, Ettore
    Petra, Nicola
    Strollo, Antonio G. M.
    2016 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2016, : 1970 - 1973
  • [6] BEAD: Bounded error approximate adder with carry and sum speculations
    Khaksari, Afshin
    Akbari, Omid
    Ebrahimi, Behzad
    INTEGRATION-THE VLSI JOURNAL, 2023, 88 : 353 - 361
  • [7] Balancing Adder for Error Tolerant Applications
    Weber, Matthew
    Putic, Mateja
    Zhang, Hang
    Lach, John
    Huang, Jiawei
    2013 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2013, : 3038 - 3041
  • [8] Low Power Approximate Multiplier Using Error Tolerant Adder
    Cho, Jaeik
    Kim, Youngmin
    2020 17TH INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC 2020), 2020, : 298 - 299
  • [9] High Speed Error Tolerant Adder for Multimedia Applications
    S. Geetha
    P. Amritvalli
    Journal of Electronic Testing, 2017, 33 : 675 - 688
  • [10] High Speed Error Tolerant Adder for Multimedia Applications
    Geetha, S.
    Amritvalli, P.
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2017, 33 (05): : 675 - 688