New Scaling Limitation of the Floating Gate Cell in NAND Flash Memory

被引：32

作者：

Kim, Yong Seok ^{[1
]}

Lee, Dong Jun ^{[1
]}

Lee, Chi Kyoung ^{[1
]}

Choi, Hyun Ki ^{[1
]}

Kim, Seong Soo ^{[1
]}

Song, Jai Hyuk ^{[1
]}

Song, Du Heon ^{[1
]}

Choi, Jeong-Hyuk ^{[1
]}

Suh, Kang-Deog ^{[2
]}

Chung, Chilhee ^{[1
]}

机构：

[1] Samsung Elect Co, Semicond Business Div, NAND Flash Proc Architecture Team, San 24, Yongin 446711, Gyunggi Do, South Korea

[2] Sungkyunkwan Univ, Sch Informat & Commun Engn, Suwon 440746, South Korea

来源：

2010 INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM | 2010年

关键词：

Scaling Limitation; interference; Floating Gate Type NAND Flash;

D O I：

10.1109/IRPS.2010.5488765

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

As the scaling in NAND Flash Memory is progressed, the various interferences among the adjacent cells are more and more increased and the new phenomenon which is ignored until now has to be considered. In this paper, we will introduce the new program interference phenomenon which is generated between the program word line and the adjacent word lines along the bit-line. This new program interference is that the Vth's of the adjacent word lines along the bit-line are decreased while a word line is programming. Because this phenomenon is severely aggravated as the gate space is decreased, we have to consider this program interference for the future technology nodes.

引用

页码：599 / 603

页数：5

共 8 条

[1] [Anonymous], 2008, IEDM, P1
[2] CHO T, 2004, SOLID STATE CIRCUITS, P895
[3] Lee WS, 2008, 2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, P1
[4] Lu CY, 2006, IPFA 2006: PROCEEDINGS OF THE 13TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS, P18
[5] Narrow distribution of threshold voltage in 4-Mbit MONOS memory-cell array with F-N channel write and direct/F-N tunneling erase operation as a single transistor structure
Nakamura, A
Moriya, H
Terano, T
Kosaka, H
Hashiguchi, A
Nomoto, K
Fujiwara, I
Kobayashi, T
Oda, T
[J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2004, 51 (06) : 895 - 900
[6] PARK K, 2008, SOLID STATE CIRCUITS, P919
[7] Direct Field Effect of Neighboring Cell Transistor on Cell-to-Cell Interference of NAND Flash Cell Arrays
Park, Mincheol
Kim, Keonsoo
Park, Jong-Ho
Choi, Jeong-Hyuck
[J]. IEEE ELECTRON DEVICE LETTERS, 2009, 30 (02) : 174 - 177
[8] SUH KD, 1995, SOLID STATE CIRCUITS, P1149

← 1 →