共 50 条
[32]
Communication-Aware Scheduling Algorithms for Synchronous Dataflow Graphs on Multicore Systems
[J].
2018 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING, AND SIMULATION (SAMOS XVIII),
2018,
:55-64
[34]
Enhancing Data Reuse in Cache Contention Aware Thread Scheduling on GPGPU
[J].
PROCEEDINGS OF 2016 10TH INTERNATIONAL CONFERENCE ON COMPLEX, INTELLIGENT, AND SOFTWARE INTENSIVE SYSTEMS (CISIS),
2016,
:351-356
[36]
Interference-aware Batch Memory Scheduling in Heterogeneous Multicore Architecture
[J].
2016 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT),
2016,
[38]
Hardware-aware thread scheduling: the case of asymmetric multicore processors
[J].
PROCEEDINGS OF THE 2012 IEEE 18TH INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED SYSTEMS (ICPADS 2012),
2012,
:400-407