Effect of the choice of the tunnelling path on semi-classical numerical simulations of TFET devices

被引：8
作者：
De Michielis, Luca [1 ,2 ]
Iellina, Matteo [2 ]
Palestri, Pierpaolo [2 ]
Ionescu, Adrian M. [1 ]
Selmi, Luca [2 ]
机构：
[1] Ecole Polytech Fed Lausanne, Nanoelect Devices Lab Nanolab, CH-1015 Lausanne, Switzerland
[2] Univ Udine, Dept Elect Management & Mech Engn, I-33100 Udine, Italy
来源：
SOLID-STATE ELECTRONICS | 2012年 / 71卷
关键词：
Tunnel-FET; Band-to-band tunnelling; Monte Carlo numerical simulation; Drift diffusion model; STABILITY; MODEL;
D O I：
10.1016/j.sse.2011.10.012
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In this work a non-local band-to-band tunnelling model has been successfully implemented into a fullband Monte Carlo simulator and applied to Tunnel-FET devices. No stability or statistical noise problems were encountered in spite of particle weights ranging over many orders of magnitude (due to vastly different generation rates at different positions inside the device and biases) so that Tunnel-FET I-V curves could be traced over the whole on-off range. Different approaches for the choice of the tunnelling path have been compared and relevant differences are observed in both the current levels and the spatial distribution of the generated carriers. (C) 2011 Elsevier Ltd. All rights reserved.
引用
收藏
页码：7 / 12
页数：6
相关论文
共 22 条
  • [1] [Anonymous], SILVACO ATLAS 201009
  • [2] [Anonymous], SYNOPSYS SENTAURUS T
  • [3] [Anonymous], 2003, COMP MICROE
  • [4] Benchmarking nanotechnology for high-performance and low-power logic transistor applications
    Chau, R
    Datta, S
    Doczy, M
    Doyle, B
    Jin, J
    Kavalieros, J
    Majumdar, A
    Metz, M
    Radosavljevic, M
    [J]. IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2005, 4 (02) : 153 - 158
  • [5] A quasi-analytical model for nanowire FETs with arbitrary polygonal cross section
    De Michielis, L.
    Selmi, L.
    Ionescu, A. M.
    [J]. SOLID-STATE ELECTRONICS, 2010, 54 (09) : 929 - 934
  • [6] Esseni D., 2011, Nanoscale MOS Transistors
  • [7] Ultralow-Voltage Bilayer Graphene Tunnel FET
    Fiori, Gianluca
    Iannaccone, Giuseppe
    [J]. IEEE ELECTRON DEVICE LETTERS, 2009, 30 (10) : 1096 - 1098
  • [8] Theoretical study of some physical aspects of electronic transport in nMOSFETs at the 10-nm gate-length
    Fischetti, Massimo V.
    O'Regan, Terrance P.
    Narayanan, Sudarshan
    Sachs, Catherine
    Jin, Seonghoon
    Kim, Jiseok
    Zhang, Yan
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (09) : 2116 - 2136
  • [9] A NEW RECOMBINATION MODEL FOR DEVICE SIMULATION INCLUDING TUNNELING
    HURKX, GAM
    KLAASSEN, DBM
    KNUVERS, MPG
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1992, 39 (02) : 331 - 338
  • [10] Jing Wan, 2010, ESSDERC 2010 - 40th European Solid State Device Research Conference, P341, DOI 10.1109/ESSDERC.2010.5618222
123