A Kink-Effect-Free Poly-Si Thin-Film Transistor With Current and Electric Field Split Structure Design

被引:11
作者
Chien, Feng-Tso [1 ]
Chen, Yi-Ju [1 ]
机构
[1] Feng Chia Univ, Dept Elect Engn, Taichung 407, Taiwan
关键词
Field plate (FP); impact ionization; kink effect; thin-film transistor (TFT); EXCIMER-LASER CRYSTALLIZATION; CARRIER-INDUCED DEGRADATION; INDUCED-DRAIN; IONIZATION RATES; POLYSILICON TFTS; SILICON; OFFSET; BREAKDOWN; DEVICE;
D O I
10.1109/TED.2010.2063290
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, we propose a high-performance kink-effect-free bottom-gated polycrystalline (poly-Si) thin-film transistor with a drain-extended field plate (FP) structure. The extended-drain FP can distribute the electric field to the channel near the drain area and, particularly, can change the electron current path. The altered current path leads to a high current density and high electric field split structure that reduces the impact ionization at the drain area. Our experimental results show that the on-current of the proposed device is higher than that of the conventional structure, and the kink effect as well as the leakage current is simultaneously improved. Moreover, the device stability, such as threshold voltage shift and transconductance degradation under a high gate bias, is enhanced by the proposed drain-extended FP design. The current and electric field split structure is also beneficial in scaling down the device size for a better performance.
引用
收藏
页码:2547 / 2555
页数:9
相关论文
共 37 条
[1]   A comparison of the kink effect in polysilicon thin film transistors and silicon on insulator transistors [J].
Armstrong, GA ;
Brotherton, SD ;
Ayres, JR .
SOLID-STATE ELECTRONICS, 1996, 39 (09) :1337-1346
[2]   Analysis of electrical characteristics of gate overlapped lightly doped drain (GOLDD) polysilicon thin-film transistors with different LDD doping concentration [J].
Bonfiglietti, A ;
Cuscunà, M ;
Valletta, A ;
Mariucci, L ;
Pecora, A ;
Fortunato, G ;
Brotherton, SD ;
Ayres, JR .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2003, 50 (12) :2425-2433
[3]   A HIGH SHORT-CIRCUIT CURRENT INVERSION LAYER POLY-SI SOLAR-CELL [J].
CHANG, CY ;
FANG, YK ;
WU, BS .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1985, 32 (03) :712-713
[4]   Low-temperature power device: A new poly-Si high-voltage LDMOS with excimer laser crystallization [J].
Chang, FL ;
Lin, MJ ;
Liaw, CW ;
Cheng, HC .
IEEE ELECTRON DEVICE LETTERS, 2004, 25 (08) :547-549
[5]   Anomalous variations of OFF-state leakage current in poly-Si TFT under static stress [J].
Chang, KM ;
Chung, YH ;
Lin, GM .
IEEE ELECTRON DEVICE LETTERS, 2002, 23 (05) :255-257
[6]   New gate-bias voltage-generating technique with threshold-voltage compensation for on-glass analog circuits in LTPS process [J].
Chen, Jung-Sheng ;
Ker, Ming-Dou .
JOURNAL OF DISPLAY TECHNOLOGY, 2007, 3 (03) :309-314
[7]   A novel nanowire channel poly-Si TFT functioning as transistor and nonvolatile SONOS memory [J].
Chen, Shih-Ching ;
Chang, Ting-Chang ;
Liu, Po-Tsun ;
Wu, Yung-Chun ;
Lin, Po-Shun ;
Tseng, Bae-Heng ;
Shy, Jang-Hung ;
Sze, S. M. ;
Chang, Chun-Yen ;
Lien, Chen-Hsin .
IEEE ELECTRON DEVICE LETTERS, 2007, 28 (09) :809-811
[8]   Effects of NH3 plasma passivation on N-channel polycrystalline silicon thin-film transistors [J].
Cheng, HC ;
Wang, FS ;
Huang, CY .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1997, 44 (01) :64-68
[9]   High-Performance Double-Channel Poly-Silicon Thin-Film Transistor With Raised Drain and Reduced Drain Electric Field Structures [J].
Chien, Feng-Tso ;
Liao, Chien-Nan ;
Fang, Chin-Mu ;
Tsai, Yao-Tsung .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2009, 56 (03) :441-447
[10]   Gate-overlapped lightly doped drain poly-Si thin-film transistors for large area AMLCD [J].
Choi, KY ;
Lee, JW ;
Han, MK .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1998, 45 (06) :1272-1279