Shearing Process Design and Optimization for NC Transverse Shear Line

被引：0

作者：

Wu, Wenqiang ^{[1
]}

Zhang, Chunliang ^{[1
]}

机构：

[1] Guangzhou Univ, Sch Mech & Elect Engn, Guangzhou 510006, Peoples R China

来源：

PROCEEDINGS OF THE 2017 THE 5TH INTERNATIONAL CONFERENCE ON CONTROL, MECHATRONICS AND AUTOMATION (ICCMA 2017) | 2017年

基金：

中国国家自然科学基金;

关键词：

Transverse shear line; process design; process optimization;

D O I：

10.1145/3149827.3149839

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

Transverse shear line is used to process the silicon steel sheet for transformer. There have some shortcomings of traditional ones, such as programming difficulties, low degree of flexibility, poor scalability, high labor intensity, low efficiency, and so on. In order to solve those problems, the design and optimization method of shearing process for transverse shear line is presented in this paper. Firstly, the mechanical structure and the TPN model of the NC transverse shear line with multi-shears and multi-punches are analyzed and established. Then, the graphical sheet design method and process optimization process with the purpose to increase processing efficiency are introduced. Finally, based on one type of transverse shear line with two-shears and three-punches and one normal sheet edited by the graphical design software, a processing optimization example is implemented to demonstrate the feasibility and effectiveness of the process design and optimization method.

引用

页码：67 / 72

页数：6

共 13 条

[1] A time Petri net approach for finding pre-runtime schedules in embedded hard real-time systems [J].

Barreto, R ;

Cavalcante, S ;

Maciel, P .

24TH INTERNATIONAL CONFERENCE ON DISTRIBUTED COMPUTING SYSTEMS WORKSHOPS, PROCEEDINGS, 2004, :846-851

[2]

Bonhomme P., 2014, P 2014 IEEE EM TECHN, P1

[3] DISTRIBUTION TRANSFORMER DEVELOPMENT [J].

FREWIN, K .

ELECTRONICS AND POWER, 1985, 31 (02) :133-136

[4]

[郭健 Guo Jian], 2007, [东南大学学报. 自然科学版, Journal of Southeast University. Natural Science Edition], V37, P60

[5] A GENERALIZED TIMED PETRI NET MODEL FOR PERFORMANCE ANALYSIS [J].

HOLLIDAY, MA ;

VERNON, MK .

IEEE TRANSACTIONS ON SOFTWARE ENGINEERING, 1987, 13 (12) :1297-1310

[6] Synthesis of deadlock prevention supervisors using Petri nets [J].

Iordache, MV ;

Moody, JO ;

Antsaklis, PJ .

IEEE TRANSACTIONS ON ROBOTICS AND AUTOMATION, 2002, 18 (01) :59-68

[7]

Jiang Y.H., 2013, SHANGHAI MACHINE TOO, V01, P2

[8]

Li L, 2007, CONTROL MEASUREMENT, V23, P62

[9]

Li Ling, 2007, Control & Measurement, P15

[10]

Nihat N, 2008, 2008 IET 7 INT C, P38

← 1 2 →