共 45 条
[1]
[Anonymous], IEDM
[2]
[Anonymous], 2009, INT TECHNOLOGY ROADM
[3]
Auth C, 2008, S VLSI TECH, P99
[4]
AZIZ SM, 2005, P 2005 ASEE AAEE 4 G, P1
[5]
AZIZ SM, 2005, INNOVATIONS 2005 WOR, P69
[6]
AZIZ SM, 2006, INNOVATIONS 2006 WOR, P51
[7]
A 65nm logic technology featuring 35nm gate lengths, enhanced channel strain, 8 Cu interconnect layers, low-k ILD and 0.57 μm2 SRAM cell
[J].
IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2004, TECHNICAL DIGEST,
2004,
:657-660
[8]
BOEUF F, 2005, P IEDM DEC 5 7, P128