PAM-4 Eye Diagram Analysis and Its Monitoring Technique for Adaptive Pre-Emphasis for Multi-Valued Data Transmissions

被引:8
作者
Yuminaka, Yasushi [1 ]
Kitamura, Takuya [1 ]
Iijima, Yosuke [2 ]
机构
[1] Gunma Univ, Grad Sch Sci & Technol, Maebashi, Gumma, Japan
[2] Oyama Coll, Natl Inst Technol, Oyama, Japan
来源
2017 IEEE 47TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC (ISMVL 2017) | 2017年
关键词
Multi-valued data communication; PAM-4; adaptive equalization; pre-emphasis; high-speed interface;
D O I
10.1109/ISMVL.2017.29
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
To address the ever-increasing demand for high-seed interconnectivity between VLSI systems, the emerging IEEE 802.3bs and CEI-56G standards support a maximum data rate of 400Gb/s. A significant challenge at these data rates is overcoming the bit errors caused by intersymbol interference (ISI) in bandwidth-limited legacy channels. To reduce the bandwidth limitation by half, 4-level pulse amplitude modulation (PAM-4) signaling, which transmits two bits per symbol at a slower symbol rate, is employed. However, compared to that of binary non-return-to-zero (NRZ) signaling, PAM-4 signaling has four distinct levels and significantly more complex data transitions. In this paper, we explore the properties of PAM-4 eye diagrams to realize an adaptive pre-emphasis method for PAM-4 data transmissions. Moreover, we extend conventional eye opening monitoring techniques for NRZ signaling to PAM-4 signaling based on folding the histogram of the probability density function of each level.
引用
收藏
页码:13 / 18
页数:6
相关论文
共 10 条
[1]   A 10-Gb/s two-dimensional eye-opening monitor in 0.13-μm standard CMOS [J].
Analui, B ;
Rylyakov, A ;
Rylov, S ;
Meghelli, M ;
Hajimiri, A .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (12) :2689-2699
[2]  
[Anonymous], IEEE P8023BS 200 GBS
[3]  
[Anonymous], PAM4 Signaling in High Speed Serial Technology: Test, Analysis, and Debug
[4]  
[Anonymous], OPTICAL INTERCONNECT
[5]  
Dunwell D, 2010, IEEE CUST INTEGR CIR
[6]   Double-Rate Equalization Using Tomlinson-Harashima Precoding for Multi-Valued Data Transmission [J].
Iijima, Yosuke ;
Yuminaka, Yasushi .
2016 IEEE 46TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC (ISMVL 2016), 2016, :66-71
[7]   High-Speed Interconnection for VLSI Systems Using Multiple-Valued Signaling with Tomlinson-Harashima Precoding [J].
Iljima, Yosuke ;
Takada, Yuuki ;
Yuminaka, Yasushi .
IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2014, E97D (09) :2296-2303
[8]   A 5.4-Gbit/s Adaptive Continuous-Time Linear Equalizer Using Asynchronous Undersampling Histograms [J].
Kim, Wang-Soo ;
Seong, Chang-Kyung ;
Choi, Woo-Young .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2012, 59 (09) :553-557
[9]   Multiple-Valued Signaling for High-Speed Serial Links Using Tomlinson-Harashima Precoding [J].
Yuminaka, Yasushi ;
Iijima, Yosuke .
IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS, 2016, 6 (01) :25-33
[10]  
Yuminaka Y, 2016, J MULT-VALUED LOG S, V26, P75