65 nm CMOS receiver with 4.2 dB NF and 66 dB gain for 60 GHz applications

被引：3

作者：

Wang, N. Y. ^{[1
]}

Wu, H. ^{[1
]}

Liu, J. Y. C. ^{[1
]}

Chang, M. -C. F. ^{[1
]}

机构：

[1] Univ Calif Los Angeles, Dept Elect Engn, Los Angeles, CA 90095 USA

来源：

ELECTRONICS LETTERS | 2011年 / 47卷 / 01期

关键词：

D O I：

10.1049/el.2010.3094

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A direct conversion receiver for 60 GHz applications is fabricated in 65 nm CMOS. It consists of three low-noise amplifier gain stages, an RF mixer, a lowpass filter and a three-stage programmable gain amplifier. An overall minimum noise figure (NF) of 4.2 dB and maximum gain of 66 dB is achieved by the receiver occupying a core area of 0.26 mm(2) while drawing 36 mA of current from a 1 V supply.

引用

页码：15 / 16

页数：2

共 6 条

[1] Afshar B., 2008, Solid-State Circuits Conference, P182
[2] Huang D., 2006, IEEE VLSI CIRC S JUN, P144
[3] A 52 GHz Phased-Array Receiver Front-End in 90 nm Digital CMOS
Scheir, Karen
Bronckers, Stephane
Borremans, Jonathan
Wambacq, Piet
Rolain, Yves
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2008, 43 (12) : 2651 - 2659
[4] A Zero-IF 60 GHz 65 nm CMOS Transceiver With Direct BPSK Modulation Demonstrating up to 6 Gb/s Data Rates Over a 2 m Wireless Link
Tomkins, Alexander
Aroca, Ricardo Andres
Yamamoto, Takuji
Nicolson, Sean T.
Doi, Yoshiyasu
Voinigescu, Sorin P.
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2009, 44 (08) : 2085 - 2099
[5] Vecchi Federico, 2010, 2010 IEEE International Solid-State Circuits Conference (ISSCC), P220, DOI 10.1109/ISSCC.2010.5433953
[6] A capacitor cross-coupled common-gate low-noise amplifier
Zhuo, W
Li, X
Shekhar, S
Embabi, SHK
de Gyvez, JP
Allstot, DJ
Sanchez-Sinencio, E
[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2005, 52 (12) : 875 - 879

← 1 →