A study on modeling and simulation of Multiple Gate MOSFETs

被引:9
|
作者
Singh, Mandeep [1 ]
Kumar, Gaurav [1 ]
Bordoloi, Sushanta [1 ]
Trivedi, Gaurav [1 ]
机构
[1] Indian Inst Technol Guwahati, Dept EEE, Gauhati 781039, Assam, India
来源
XXVII IUPAP CONFERENCE ON COMPUTATIONAL PHYSICS (CCP2015) | 2016年 / 759卷
关键词
D O I
10.1088/1742-6596/759/1/012093
中图分类号
O4 [物理学];
学科分类号
0702 ;
摘要
Endless scaling of planar MOSFET over the past four decades has delivered proliferating transistor density and performance to integrated circuits (ICs) at the cost of increase in short channel effects (SCEs). As a result of narrow channel lengths in deeply scaled MOSFETs, off-state leakage current happens to increase the power requirement of device by forcing drain potential to lose its leverage over the electrostatics of channel. Multigate devices (Double Gate FET, FinFET) promise better immunity to SCEs by concealing the issues caused by scaling of planar technology, and also exhibits better scalability with increased level of integration. In this paper, a study on modeling and simulation of multiple-gate MOSFETs is presented. This paper describes the development in semiconductor technology from planar to non-planar devices, benefits of multigate MOSFETs over previous technologies. Effects of varying different parameters (such as Fin thickness, Fin height, use of different gate material etc.) in multigate (specially FinFET) devices is also described. Improvement in device physics models along with technology, and importance of computational physics for efficient modeling of nanoscale devices is presented.
引用
收藏
页数:6
相关论文
共 50 条
  • [1] Compact Modeling of Multiple-Gate MOSFETs
    Taur, Yuan
    Song, Jooyoung
    Yu, Bo
    PROCEEDINGS OF THE IEEE 2008 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2008, : 257 - 264
  • [2] Compact Modeling of Multiple-Gate MOSFETs
    Taur, Yuan
    Song, Jooyoung
    Yu, Bo
    2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 258 - 261
  • [3] Analytical predictive modeling for the study of the scalability limits of multiple gate MOSFETs
    El-Hamid, Hamdy Abd
    Roig, Jaume
    Iniguez, Benjamin
    SOLID-STATE ELECTRONICS, 2007, 51 (03) : 414 - 422
  • [4] 3D quantum modeling and simulation of multiple-gate nanowire MOSFETs
    Bescond, M
    Nehari, K
    Autran, JL
    Cavassilas, N
    Munteanu, D
    Lannoo, M
    IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2004, TECHNICAL DIGEST, 2004, : 617 - 620
  • [5] A Review on Compact Modeling of Multiple-Gate MOSFETs
    Song, Jooyoung
    Yu, Bo
    Yuan, Yu
    Taur, Yuan
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2009, 56 (08) : 1858 - 1869
  • [6] Compact RF Modeling of multiple-gate MOSFETs
    Iniguez, B.
    Lazaro, A.
    Moldovan, O.
    2006 EUROPEAN MICROWAVE INTEGRATED CIRCUITS CONFERENCE, 2006, : 213 - +
  • [7] Unified compact modeling of emerging multiple-gate MOSFETs
    Zhou, Xing
    See, Guan Huei
    Zhu, Zhaomin
    Lin, Shihuan
    Wei, Chengqing
    Zhu, Guojun
    Lim, Guan Hui
    2007 INTERNATIONAL WORKSHOP ON ELECTRON DEVICES AND SEMICONDUCTOR TECHNOLOGY, 2007, : 31 - +
  • [8] Impact of Laterally Asymmetric Channel and Gate Stack Design on Device Performance of Surrounding Gate MOSFETs : A Modeling and Simulation Study
    Kaur, Harsupreet
    Kabra, Sneha
    Haldar, Subhasis
    Gupta, R. S.
    APMC: 2008 ASIA PACIFIC MICROWAVE CONFERENCE (APMC 2008), VOLS 1-5, 2008, : 3156 - +
  • [9] Gate current modeling for MOSFETs
    Gehring, A
    Selberherr, S
    JOURNAL OF COMPUTATIONAL AND THEORETICAL NANOSCIENCE, 2005, 2 (01) : 26 - 44
  • [10] Gate current modeling for MOSFETs
    Gehring, A
    Selberherr, S
    ICCDCS 2004: FIFTH INTERNATIONAL CARACAS CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS, 2004, : 1 - 8