A novel low power bus coding technique for nanometer technology

被引：0

作者：

Zhao, Xin ^{[1
]}

Tian, Xi ^{[1
]}

Yan, ShaoShi ^{[1
]}

Guan, Yongfeng ^{[1
]}

机构：

[1] Natl Univ Def Technol, Sch Elect Sci & Engn, Changsha 410073, Peoples R China

来源：

ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS | 2007年

关键词：

inter-wire capacitance; bus coding; low power;

D O I：

10.1109/ICASIC.2007.4415817

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The power dissipation on data bus is becoming a significant contributor to total power dissipation of nanometer CMOS circuits. As technology scales, the inter-wire capacitance increases greatly. The power consumed on inter-wire capacitance exceeds. on the grounded capacitance. In this paper, a new low power data bus coding technology is introduced which considers the inter-wire capacitance sufficiently. This method can be achieved with less hardware and the power dissipation can be reduced by 32.1% for 32-bit bus.

引用

页码：1066 / 1069

页数：4

共 50 条

[21] Implementation of a Low-Power Driver in 65 Nanometer CMOS Technology
Abed, Khalid H.
Idris, Mohamed M.
IEEE SOUTHEASTCON 2011: BUILDING GLOBAL ENGINEERS, 2011, : 232 - 236
[22] A low-power bus design using joint repeater insertion and coding
Sridhara, SR
Shanbhag, NR
ISLPED '05: PROCEEDINGS OF THE 2005 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2005, : 99 - 102
[23] Low power bus coding techniques considering inter-wire capacitances
Sotiriadis, PP
Chandrakasan, A
PROCEEDINGS OF THE IEEE 2000 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2000, : 507 - 510
[24] A low power adaptive spatio-temporal bus coding for crosstalk avoidance
Liu Y.
Zhong G.-D.
Yang Y.-T.
Dianzi Yu Xinxi Xuebao/Journal of Electronics and Information Technology, 2011, 33 (04): : 945 - 950
[25] Efficient integrated bus coding scheme for low-power I/O
Supon, Tareq Muhammad
Basith, Iftekhar Ibne
Abdel-Raheem, Esam
Rashidzadeh, Rashid
AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2017, 82 : 30 - 36
[26] Improved Bus-Shift Coding for Low-Power I/O
Alamgir, Mohammed
Basith, Iftekhar Ibne
Supon, Tareq
Rashidzadeh, Rashid
2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2015, : 2940 - 2943
[27] Decomposition of bus-invert coding for low-power I/O
Hong, S
Kim, T
Narayanan, U
Chung, KS
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2000, 10 (1-2) : 101 - 111
[28] Bus-Invert Coding as a Low-Power Countermeasure Against Correlation Power Analysis Attack
Vosoughi, M. Ali
Wang, Longfei
Kose, Selcuk
2019 ACM/IEEE INTERNATIONAL WORKSHOP ON SYSTEM LEVEL INTERCONNECT PREDICTION (SLIP), 2019,
[29] LOW-POWER INSTRUCTION ADDRESS BUS CODING WITH XOR-BITS ARCHITECTURE
Fan, Chih-Peng
Fang, Chia-Hao
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2009, 18 (01) : 45 - 57
[30] Graph-based codeword selection for memoryless low-power bus coding
Gustafsson, O
ELECTRONICS LETTERS, 2004, 40 (24) : 1531 - 1532

← 1 2 3 4 5 →