A Compact Model for Channel Coupling in Sub-30 nm NAND Flash Memory Device

被引：14

作者：

Kang, Myounggon ^{[1
,2
,3
]}

Hahn, Wookghee ^{[3
]}

Park, Il Han ^{[3
]}

Song, Youngsun ^{[3
]}

Lee, Hocheol ^{[3
]}

Choi, Kihwan ^{[3
]}

Lim, Youngho ^{[3
]}

Joe, Sung-Min ^{[1
,2
]}

Chae, Dong Hyuk ^{[1
,2
,3
]}

Shin, Hyungcheol ^{[1
,2
]}

机构：

[1] Seoul Natl Univ, ISRC, Seoul 151742, South Korea

[2] Seoul Natl Univ, Sch Elect Engn & Comp Sci, Seoul 151742, South Korea

[3] Samsung Elect Co Ltd, Flash Design Team, Memory Business, Hwasung 445701, Gyeonggi, South Korea

来源：

JAPANESE JOURNAL OF APPLIED PHYSICS | 2011年 / 50卷 / 10期

关键词：

INTERFERENCE;

D O I：

10.1143/JJAP.50.100204

中图分类号：

O59 [应用物理学];

学科分类号：

摘要：

This paper presents an analytic model for NAND flash array where channel coupling embodies. Channel coupling effect which is becoming a more serious issue in developing high-density flash memory devices should be effectively suppressed. By applying the coupling model to a 30-nm NAND flash product, the simulation showed a good agreement with the measurement results. Also, complex problems in scaled NAND flash memories could be accurately explained by circuit simulations. This evaluation will be useful in developing high-density multi-level cell (MLC) NAND flash technologies. (C) 2011 The Japan Society of Applied Physics

引用

页数：2

共 50 条

[31] Precisely tunable engineering of sub-30 nm monodisperse oligonucleotide nanoparticles
Wang, Jin
ABSTRACTS OF PAPERS OF THE AMERICAN CHEMICAL SOCIETY, 2014, 248
[32] Performance estimation of sub-30 nm junctionless tunnel FET (JLTFET)
Punyasloka Bal
M. W. Akram
Partha Mondal
Bahniman Ghosh
Journal of Computational Electronics, 2013, 12 : 782 - 789
[33] Precisely Tunable Engineering of Sub-30 nm Monodisperse Oligonucleotide Nanoparticles
Sizovs, Antons
Song, Xianzhou
Waxham, M. Neal
Jia, Yilong
Feng, Fude
Chen, Jianwei
Wicker, Amanda C.
Xu, Jianming
Yu, Yan
Wang, Jin
JOURNAL OF THE AMERICAN CHEMICAL SOCIETY, 2014, 136 (01) : 234 - 240
[34] Timing Analysis Techniques Review for sub-30 nm Circuit Designs
Kim, Juho
Han, Sangwoo
Jewell, Roy
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2010, 10 (04) : 292 - 299
[35] Deep Understanding of Retention Characteristics in Various Conditions in Sub 20-nm NAND Flash Memory
Lee, Kyunghwan
Kang, Myounggon
Shin, Hyungcheol
JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2017, 17 (05) : 3155 - 3159
[36] Down-Coupling Phenomenon of Floating Channel in 3D NAND Flash Memory
Kim, Yoon
Kang, Myounggon
IEEE ELECTRON DEVICE LETTERS, 2016, 37 (12) : 1566 - 1569
[37] Sub-30 nm thick plasmonic films and structures with ultralow loss
Teo, Ee Jin
Toyoda, Noriaki
Yang, Chengyuan
Wang, Bing
Zhang, Nan
Bettiol, Andrew A.
Teng, Jing Hua
NANOSCALE, 2014, 6 (06) : 3243 - 3249
[38] Fabrication of sub-30 nm masks for x-ray nanolithography
HaghiriGosnet, AM
Vieu, C
Simon, G
Carcenac, F
Madouri, A
Chen, Y
Rousseaux, F
Launois, H
JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 1995, 13 (06): : 3066 - 3069
[39] Floating Gate Super Multi Level NAND Flash Memory Technology for 30nm and Beyond
Kamigaichi, T.
Arai, F.
Nitsuta, H.
Endo, M.
Nishihara, K.
Murata, T.
Takekida, H.
Izumi, T.
Uchida, K.
Maruyama, T.
Kawabata, I.
Suyama, Y.
Sato, A.
Ueno, K.
Takeshita, H.
Joko, Y.
Watanabe, S.
Liu, Y.
Meguro, H.
Kajita, A.
Ozawa, Y.
Watanabe, T.
Sato, S.
Tomiie, H.
Kanamaru, Y.
Shoji, R.
Lai, C. H.
Nakamichi, M.
Oowada, K.
Ishigaki, T.
Hemink, G.
Dutta, D.
Dong, Y.
Chen, C.
Liang, G.
Higashitani, M.
Lutze, J.
IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2008, TECHNICAL DIGEST, 2008, : 827 - +
[40] Performance estimation of sub-30 nm junctionless tunnel FET (JLTFET)
Bal, Punyasloka
Akram, M. W.
Mondal, Partha
Ghosh, Bahniman
JOURNAL OF COMPUTATIONAL ELECTRONICS, 2013, 12 (04) : 782 - 789

← 1 2 3 4 5 →