A Compact Model for Channel Coupling in Sub-30 nm NAND Flash Memory Device

被引：14

作者：

Kang, Myounggon ^{[1
,2
,3
]}

Hahn, Wookghee ^{[3
]}

Park, Il Han ^{[3
]}

Song, Youngsun ^{[3
]}

Lee, Hocheol ^{[3
]}

Choi, Kihwan ^{[3
]}

Lim, Youngho ^{[3
]}

Joe, Sung-Min ^{[1
,2
]}

Chae, Dong Hyuk ^{[1
,2
,3
]}

Shin, Hyungcheol ^{[1
,2
]}

机构：

[1] Seoul Natl Univ, ISRC, Seoul 151742, South Korea

[2] Seoul Natl Univ, Sch Elect Engn & Comp Sci, Seoul 151742, South Korea

[3] Samsung Elect Co Ltd, Flash Design Team, Memory Business, Hwasung 445701, Gyeonggi, South Korea

来源：

JAPANESE JOURNAL OF APPLIED PHYSICS | 2011年 / 50卷 / 10期

关键词：

INTERFERENCE;

D O I：

10.1143/JJAP.50.100204

中图分类号：

O59 [应用物理学];

学科分类号：

摘要：

This paper presents an analytic model for NAND flash array where channel coupling embodies. Channel coupling effect which is becoming a more serious issue in developing high-density flash memory devices should be effectively suppressed. By applying the coupling model to a 30-nm NAND flash product, the simulation showed a good agreement with the measurement results. Also, complex problems in scaled NAND flash memories could be accurately explained by circuit simulations. This evaluation will be useful in developing high-density multi-level cell (MLC) NAND flash technologies. (C) 2011 The Japan Society of Applied Physics

引用

页数：2

共 13 条

[1]

ARITOME S, 1994, INTERNATIONAL ELECTRON DEVICES MEETING 1994 - IEDM TECHNICAL DIGEST, P61, DOI 10.1109/IEDM.1994.383466

[2] Modeling of Vth shift in NAND flash-memory cell device considering crosstalk and short-channel effects [J].

Jung, Sang-Goo ;

Lee, Keun-Woo ;

Kim, Ki-Seog ;

Shin, Seung-Woo ;

Lee, Seaung-Suk ;

Om, Jae-Chul ;

Bae, Gi-Hyun ;

Lee, Jong-Ho .

IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (04) :1020-1026

[3]

Kim K, 2007, INT EL DEVICES MEET, P27

[4] Modeling NAND Flash memories for IC design [J].

Larcher, L. ;

Padovani, A. ;

Pavan, P. ;

Fantini, P. ;

Calderoni, A. ;

Mauri, A. ;

Benvenuti, A. .

IEEE ELECTRON DEVICE LETTERS, 2008, 29 (10) :1152-1154

[5]

Lee J.-D., 2006, P NONV SEM MEM WORKS, P31

[6] Data retention characteristics of sub-100 nm NAND flash memory cells [J].

Lee, JD ;

Choi, JH ;

Park, D ;

Kim, K .

IEEE ELECTRON DEVICE LETTERS, 2003, 24 (12) :748-750

[7] Effects of floating-gate interference on NAND flash memory cell operation [J].

Lee, JD ;

Hur, SH ;

Choi, JD .

IEEE ELECTRON DEVICE LETTERS, 2002, 23 (05) :264-266

[8]

Lee Jong-Ho, 2008, JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, V8, P11

[9] Direct Field Effect of Neighboring Cell Transistor on Cell-to-Cell Interference of NAND Flash Cell Arrays [J].

Park, Mincheol ;

Kim, Keonsoo ;

Park, Jong-Ho ;

Choi, Jeong-Hyuck .

IEEE ELECTRON DEVICE LETTERS, 2009, 30 (02) :174-177

[10]

Shin YS, 2005, 2005 Symposium on VLSI Circuits, Digest of Technical Papers, P156

← 1 2 →