Detecting DDoS Attacks within Milliseconds by Using FPGA-based Hardware Acceleration

被引:0
|
作者
Nagy, Balazs [1 ]
Orosz, Peter [2 ]
Tothfalusi, Tamas [1 ]
Kovacs, Laszlo [1 ]
Varga, Pal [2 ]
机构
[1] AITIA Int Inc, Telecommun Div, Budapest, Hungary
[2] Budapest Univ Technol & Econ, Dept Telecommun & Media Informat, Budapest, Hungary
关键词
DDoS; intrusion detection; Data Center Networks; FPGA;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Timely detection and mitigation of Distributed Denial of Service (DDoS) attacks are still challenging for current datacenter and Internet packet exchange operators. Detecting volumetric attacks are in the range of seconds, whereas their mitigation is often in the range of minutes. Besides the fact that the attacks are effective until their mitigation is successful, there are further attacks that remain unnoticed by current equipment. These are hit-and-run attacks that last for a fraction of a second or a few seconds only, pushing the network or the targeted service towards an unstable state and evaporate. This paper presents an FPGA-based DDoS detector and its application. The detector is capable of detecting the top-9 DDoS attack types, the 96.67% of all DDoS attacks, and the so called hit-and-run attacks within milliseconds. The concept is validated through real-life use cases on attacks of a medium-sized datacenter network.
引用
收藏
页数:4
相关论文
共 50 条
  • [31] Reducing Hardware in FPGA-based Mealy FSM
    Kolopienczyk, Malgorzata
    Titarenko, Larysa
    Mielcarek, Kamil
    Barkalov, Alexander
    PHOTONICS APPLICATIONS IN ASTRONOMY, COMMUNICATIONS, INDUSTRY, AND HIGH ENERGY PHYSICS EXPERIMENTS 2017, 2017, 10445
  • [32] Acquisition and Processing of Chromatic Derivatives using FPGA-based Digital Hardware
    Zhong, Zhaofeng
    Nanthakumar, Pathmapirian
    Field, Gabriel
    Edussooriya, Chamira U. S.
    Ignjatovic, Aleksandar
    Wijenayake, Chamith
    2024 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS 2024, 2024,
  • [33] Recent Attacks and Defenses on FPGA-based Systems
    Zhang, Jiliang
    Qu, Gang
    ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2019, 12 (03)
  • [34] An FPGA-based Coprocessor for Hash Unit Acceleration
    Fairouz, Abbas
    Khatri, Sunil P.
    2017 IEEE 35TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2017, : 301 - 304
  • [35] FPGA-based Acceleration of Neural Network Training
    Sang, Ruoyu
    Liu, Qiang
    Zhang, Qijun
    2016 IEEE MTT-S INTERNATIONAL CONFERENCE ON NUMERICAL ELECTROMAGNETIC AND MULTIPHYSICS MODELING AND OPTIMIZATION (NEMO), 2016,
  • [36] FPGA-Based Acceleration of Pattern Matching in YARA
    Singapura, Shreyas G.
    Yang, Yi-Hua E.
    Panangadan, Anand
    Nemeth, Tamas
    Ng, Peter
    Prasanna, Viktor K.
    APPLIED RECONFIGURABLE COMPUTING, ARC 2016, 2016, : 320 - 327
  • [37] Hw Acceleration for FPGA-based Drive Controllers
    Ben Othman, Slim
    Ben Salem, Ahmed Karim
    Ben Saoud, Slim
    IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS (ISIE 2010), 2010, : 196 - 201
  • [38] FPGA-based Acceleration for Hyperspectral Image Analysis
    Pei, Songwei
    Wang, Ruonan
    Zhang, Jingdong
    Jin, Yu
    2017 IEEE 2ND ADVANCED INFORMATION TECHNOLOGY, ELECTRONIC AND AUTOMATION CONTROL CONFERENCE (IAEAC), 2017, : 324 - 327
  • [39] FPGA-Based Architectures for Random Forest Acceleration
    Poorheravi, Parisa Abdolrahim
    Gaudet, Vincent
    2022 IEEE 65TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS 2022), 2022,
  • [40] An FPGA-based acceleration method for metabolic simulation
    Osana, Y
    Fukushima, T
    Yoshimi, M
    Amano, H
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2004, E87D (08): : 2029 - 2037