Detecting DDoS Attacks within Milliseconds by Using FPGA-based Hardware Acceleration

被引:0
|
作者
Nagy, Balazs [1 ]
Orosz, Peter [2 ]
Tothfalusi, Tamas [1 ]
Kovacs, Laszlo [1 ]
Varga, Pal [2 ]
机构
[1] AITIA Int Inc, Telecommun Div, Budapest, Hungary
[2] Budapest Univ Technol & Econ, Dept Telecommun & Media Informat, Budapest, Hungary
关键词
DDoS; intrusion detection; Data Center Networks; FPGA;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Timely detection and mitigation of Distributed Denial of Service (DDoS) attacks are still challenging for current datacenter and Internet packet exchange operators. Detecting volumetric attacks are in the range of seconds, whereas their mitigation is often in the range of minutes. Besides the fact that the attacks are effective until their mitigation is successful, there are further attacks that remain unnoticed by current equipment. These are hit-and-run attacks that last for a fraction of a second or a few seconds only, pushing the network or the targeted service towards an unstable state and evaporate. This paper presents an FPGA-based DDoS detector and its application. The detector is capable of detecting the top-9 DDoS attack types, the 96.67% of all DDoS attacks, and the so called hit-and-run attacks within milliseconds. The concept is validated through real-life use cases on attacks of a medium-sized datacenter network.
引用
收藏
页数:4
相关论文
共 50 条
  • [21] CHOSEN-MESSAGE SPA ATTACKS AGAINST FPGA-BASED RSA HARDWARE IMPLEMENTATIONS
    Miyamoto, Atsushi
    Homma, Naofumi
    Aoki, Takafumi
    Satoh, Akashi
    2008 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE AND LOGIC APPLICATIONS, VOLS 1 AND 2, 2008, : 35 - +
  • [22] Detecting flooding-based DDoS attacks
    You, Yonghua
    Zulkernine, Mohammad
    Haque, Anwar
    2007 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS, VOLS 1-14, 2007, : 1229 - +
  • [23] FPGA-NHAP: A General FPGA-Based Neuromorphic Hardware Acceleration Platform With High Speed and Low Power
    Liu, Yijun
    Chen, Yuehai
    Ye, Wujian
    Gui, Yu
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2022, 69 (06) : 2553 - 2566
  • [24] An FPGA-based Hardware Accelerator for Iris Segmentation
    Avey, Joe
    Jones, Phillip
    Zambreno, Joseph
    2018 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG), 2018,
  • [25] HARDWARE REDUCTION IN FPGA-BASED MOORE FSM
    Barkalov, Alexander
    Titarenko, Larysa
    Malcheva, Raisa
    Soldatov, Kyryll
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2013, 22 (03)
  • [26] Protocol Aware ATE with FPGA-based Hardware
    Aggarwal, Vineet
    2008 IEEE AUTOTESTCON, VOLS 1 AND 2, 2008, : 322 - 324
  • [27] FPGA-Based Hardware Accelerator for Matrix Inversion
    Kokkiligadda V.S.K.
    Naikoti V.
    Patkotwar G.S.
    Sabat S.L.
    Peesapati R.
    SN Computer Science, 4 (2)
  • [28] Modular FPGA-Based Hardware Platform for Emulation
    Matoga, Lukasz
    Koczor, Arkadiusz
    Golek, Michal
    Zadek, Pawel
    Penkala, Piotr
    2015 22ND INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS & SYSTEMS (MIXDES), 2015, : 402 - 408
  • [29] FPGA-based hardware to achieve the stereoscopic display
    Zhang Guangwei
    An Zhiyong
    Zheng Fangyin
    Zhang Weiwei
    ISTM/2007: 7TH INTERNATIONAL SYMPOSIUM ON TEST AND MEASUREMENT, VOLS 1-7, CONFERENCE PROCEEDINGS, 2007, : 1732 - 1735
  • [30] A survey of FPGA-based hardware implementation of ANNs
    Liu, JH
    Liang, DQ
    PROCEEDINGS OF THE 2005 INTERNATIONAL CONFERENCE ON NEURAL NETWORKS AND BRAIN, VOLS 1-3, 2005, : 915 - 918