Low-power CMOS analog signal processing using spatial mapping

被引：0

作者：

Næss, S ^{[1
]}

Lande, TS ^{[1
]}

机构：

[1] Univ Oslo, Dept Informat, Microelect Grp, N-0316 Oslo, Norway

来源：

ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING | 1999年 / 18卷 / 01期

关键词：

low-power; pulse coding; frequency analysis; spatial mapping;

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper presents a low-power analog circuit for signal processing on pulse coded signals using spatial mapping. By successively delaying a periodic pulse train, and correlating delayed copies of the input signal with the input signal itself, the frequency component(s) are mapped spatially to output signals. The single delay line structure is then extended to a parallel structure with redundancy. In this way, we improve the signal-to-noise ratio. The design has been simulated and fabricated, and both simulation measurement results are presented, indicating the feasibility of the proposed methods.

引用

页码：79 / 88

页数：10

共 50 条

[21] Low-power CMOS and BICMOS circuits for analog convolutional decoders
Demosthenous, A
Taylor, J
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 1999, 46 (08) : 1077 - 1080
[22] TRADEOFFS IN LOW-POWER CMOS ANALOG CIRCUITS FOR PIXEL DETECTORS
VITTOZ, EA
NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENT, 1989, 275 (03): : 472 - 474
[23] Low-power CMOS and BiCMOS circuits for analog convolutional decoders
Demosthenous, Andreas
Taylor, John
IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 1999, 46 (08): : 1077 - 1080
[24] Low-power aspects of nonlinear signal processing
Karagianni, K
Paliouras, V
INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2005, 3728 : 518 - 527
[25] Low Power CMOS Comparator using Bipolar CMOS Technology for Signal Processing Applications
Vanitha, R.
Thenmozhi, S.
2015 2ND INTERNATIONAL CONFERENCE ON ELECTRONICS AND COMMUNICATION SYSTEMS (ICECS), 2015, : 1241 - 1243
[26] Low-Power High-Speed Signal Processing: From Iterative Algorithm to Analog Circuits
Teich, Werner G.
2017 11TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND COMMUNICATION SYSTEMS (ICSPCS), 2017,
[27] Analog Convolutional Operator Circuit for Low-Power Mixed-Signal CNN Processing Chip
Asghar, Malik Summair
Arslan, Saad
Kim, HyungWon
SENSORS, 2023, 23 (23)
[28] Low-power CMOS circuits for analog VLSI programmable neural networks
El-Soud, MAA
AbdelRassoul, RA
Soliman, HH
El-Ghanam, LM
ICM 2003: PROCEEDINGS OF THE 15TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2003, : 14 - 17
[29] A low-power cryogenic analog to digital converter in standard CMOS technology
Zhao, Hongliang
Liu, Xinghui
CRYOGENICS, 2013, 55-56 : 79 - 83
[30] Low-power CMOS analog front-end for wireless communication
Taha, AA
Abo-El-Soud, MA
AbedRassoul, RA
Farrag, AK
2002 IEEE PROCEEDINGS OF THE NINETEENTH NATIONAL RADIO SCIENCE CONFERENCE, VOLS 1 AND 2, 2002, : 467 - 474

← 1 2 3 4 5 →