SystemC co-simulation for core-based embedded systems

被引：5
|
作者：
Fummi, Franco [1 ]
Loghi, Mirko
Perbellini, Giovanni
Poncino, Massimo
机构：
[1] Univ Verona, Dipartimento Informat, I-37134 Verona, Italy
[2] Politecn Torino, DAUIN, I-10129 Turin, Italy
来源：
DESIGN AUTOMATION FOR EMBEDDED SYSTEMS | 2007年 / 11卷 / 2-3期
关键词：
co-simulation; embedded system; rapid prototyping;
D O I：
10.1007/s10617-007-9006-7
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
SystemC is becoming the reference language for hardware description in EDA community. It is suitable for describing hardware at several abstraction levels, and it can be used to develop devices for programmable, CPU-based, systems. In such a context, there are several requirements to meet. The hardware under development can be an extension module for an existing system, possibly with no knowledge on the actual system implementation. At the same time, the module to develop can be minded as a CPU-independent device that should be evaluated against different processors. Hence, the developer should leverage different techniques, depending on the development environment involved. We present a framework that allows to co-simulate the hardware under development and the software, in a system extending context as well as in a CPU-centered design. Such a framework can use different abstraction levels for the hardware, thus allowing to meet the best accuracy/performance tradeoffs. Moreover, when required, the CPU can be replaced on the fly, keeping the software portion just marginally changed (or not modified at all), then realizing the required modularity of the design.
引用
收藏
页码：141 / 166
页数：26
相关论文
共 50 条
  • [11] System-level co-simulation for embedded systems
    Ben Ayed, Mossaad
    Massaoudi, Ayman
    Alshaya, Shaya A.
    Abid, Mohamed
    AIP ADVANCES, 2020, 10 (03)
  • [12] SystemC simulation of networked embedded systems
    Department of Computer Science, University of Verona, Verona 37134, Italy
    Lect. Notes Electr. Eng., 2009, (201-211):
  • [13] Heterogeneous co-simulation with SDL and SystemC for protocol modeling
    Jozawa, T
    Huang, LP
    Sakai, T
    Takeuchi, S
    Kasslin, M
    2006 IEEE RADIO AND WIRELESS SYMPOSIUM, PROCEEDINGS, 2006, : 603 - 606
  • [14] On the Co-simulation of SystemC with QEMU and OVP Virtual Platforms
    Lonardi, Alessandro
    Pravadelli, Graziano
    VLSI-SOC: INTERNET OF THINGS FOUNDATIONS, 2015, 464 : 110 - 128
  • [15] Case Study : Co-simulation and Co-emulation Environments based on SystemC & SystemVerilog
    You, Myoung-Keun
    Song, Gi-Yong
    TENCON 2009 - 2009 IEEE REGION 10 CONFERENCE, VOLS 1-4, 2009, : 2416 - 2419
  • [16] A methodology and toolset to enable SystemC and VHDL co-simulation
    Maciel, Richard
    Albertini, Bruno
    Rigo, Sandro
    Araujo, Guido
    Azevedo, Rodolfo
    IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: EMERGING VLSI TECHNOLOGIES AND ARCHITECTURES, 2007, : 351 - +
  • [17] Synthesis of customized loop caches for core-based embedded systems
    Cotterell, S
    Vahid, F
    IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, 2002, : 655 - 662
  • [18] Co-simulation platform based on systemc for multiprocessor system on chip architecture exploration
    Boukhechem, Sami
    Bourennane, El-Bay
    Samahi, Halim
    2007 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2007, : 311 - +
  • [19] Object-oriented modeling and co-simulation of embedded systems
    Wagner, FR
    Oyamada, M
    Carro, L
    Kreutz, M
    VLSI: SYSTEMS ON A CHIP, 2000, 34 : 497 - 508
  • [20] An approach to configuration management and co-simulation in distributed embedded systems
    Gumzej, R
    Halang, WA
    NINTH IEEE INTERNATIONAL WORKSHOP ON OBJECT-ORIENTED REAL-TIME DEPENDABLE SYSTEMS, 2004, : 125 - 130
12345