SystemC co-simulation for core-based embedded systems

被引：7

作者：

Fummi, Franco ^{[1
]}

Loghi, Mirko

Perbellini, Giovanni

Poncino, Massimo

机构：

[1] Univ Verona, Dipartimento Informat, I-37134 Verona, Italy

[2] Politecn Torino, DAUIN, I-10129 Turin, Italy

来源：

DESIGN AUTOMATION FOR EMBEDDED SYSTEMS | 2007年 / 11卷 / 2-3期

关键词：

co-simulation; embedded system; rapid prototyping;

D O I：

10.1007/s10617-007-9006-7

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

SystemC is becoming the reference language for hardware description in EDA community. It is suitable for describing hardware at several abstraction levels, and it can be used to develop devices for programmable, CPU-based, systems. In such a context, there are several requirements to meet. The hardware under development can be an extension module for an existing system, possibly with no knowledge on the actual system implementation. At the same time, the module to develop can be minded as a CPU-independent device that should be evaluated against different processors. Hence, the developer should leverage different techniques, depending on the development environment involved. We present a framework that allows to co-simulate the hardware under development and the software, in a system extending context as well as in a CPU-centered design. Such a framework can use different abstraction levels for the hardware, thus allowing to meet the best accuracy/performance tradeoffs. Moreover, when required, the CPU can be replaced on the fly, keeping the software portion just marginally changed (or not modified at all), then realizing the required modularity of the design.

引用

页码：141 / 166

页数：26

共 16 条

[1]

[Anonymous], 1994, Journal of Computer Simulation

[2] Timed HW-SW cosimulation using native execution of OS and application SW [J].

Bacivarov, M ;

Yoo, S ;

Jerraya, AA .

SEVENTH IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, 2002, :51-56

[3]

BALARIN F, 1997, HARDWARE SOFTWARE CO

[4] SystemC cosimulation and emulation of multiprocessor SoC designs [J].

Benini, L ;

Bertozzi, D ;

Bruni, D ;

Drago, N ;

Fummi, F ;

Poncino, M .

COMPUTER, 2003, 36 (04) :53-+

[5] Fast and accurate timed execution of high level embedded software using HW/SW interface simulation model [J].

Bouchhima, A ;

Yoo, S ;

Jerraya, A .

ASP-DAC 2004: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2004, :469-474

[6]

Coste P, 1999, HARDW SOFTW CODES, P54, DOI 10.1109/HSC.1999.777392

[7]

Desmet D, 2000, DES AUT CON, P396

[8]

Formaggio L, 2004, INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, P152

[9] Native ISS-SystemC integration for the co-simulation of multi-processor SoC [J].

Fummi, F ;

Martini, S ;

Perbellini, G ;

Poncino, M .

DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2004, :564-569

[10] Communication architecture tuners: A methodology for the design of high-performance communication architectures for system-on-chips [J].

Lahiri, K ;

Raghunathan, A ;

Lakshminarayana, G ;

Dey, S .

37TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2000, 2000, :513-518

← 1 2 →