Low-power filtering via minimum power soft error cancellation

被引:23
作者
Choi, Jun Won
Shim, Byonghyo
Singer, Andrew C.
Cho, Nam Ik
机构
[1] Univ Illinois, Coordinated Sci Lab, Urbana, IL 61801 USA
[2] Korea Univ, Sch Elect Engn, Seoul 136701, South Korea
[3] Seoul Natl Univ, Sch Elect Engn & Comp Sci, Seoul 151744, South Korea
关键词
algorithmic noise tolerance; digital filter; low power; overscaling; soft error; supply voltage scaling;
D O I
10.1109/TSP.2007.896072
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, an energy-efficient estimation and detection problem is formulated for low-power digital filtering. Building on the soft digital signal processing technique proposed by Hegde and Shanbhag, which combines algorithmic noise tolerance and voltage scaling to reduce power, the proposed minimum power soft error cancellation (MP-SEC) technique detects, estimates, and corrects transient errors that arise from voltage overscaling. These timing violation-induced errors, called soft errors, can be detected and corrected by exploiting the correlation structure induced by the filtering operation being protected, together with a reduced-precision replica of the protected operation. By exploiting a spacing property of soft errors in certain architectures, NI[P-SEC can achieve up to 30% power savings with no signal-to-noise ratio (SNR) loss and up to 55% power savings with less than 1-dB SNR loss, according to the logic-level simulations performed for an example 25-tap frequency-selective filter.
引用
收藏
页码:5084 / 5096
页数:13
相关论文
共 22 条
[1]  
AUSTIN ME, 1967, 461 MIT
[2]   2 COMPLEMENT PARALLEL ARRAY MULTIPLICATION ALGORITHM [J].
BAUGH, CR .
IEEE TRANSACTIONS ON COMPUTERS, 1973, C 22 (12) :1045-1047
[3]   Reducing dynamic power consumption in synchronous sequential digital designs using retiming and supply voltage scaling [J].
Chabini, N ;
Wolf, W .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2004, 12 (06) :573-589
[4]  
CHANG HF, 1995, GEORGETOWN LAW J, V83, P4
[5]   Dynamic algorithm transforms for low-power reconfigurable adaptive equalizers [J].
Goel, M ;
Shanbhag, NR .
IEEE TRANSACTIONS ON SIGNAL PROCESSING, 1999, 47 (10) :2821-2832
[6]   Dynamic algorithm transformations (DAT) - A systematic approach to low-power reconfigurable signal processing [J].
Goel, M ;
Shanbhag, NR .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1999, 7 (04) :463-476
[7]   Supply and threshold voltage scaling for low power CMOS [J].
Gonzalez, R ;
Gordon, BM ;
Horowitz, MA .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (08) :1210-1216
[8]   Power modeling for high-level power estimation [J].
Gupta, S ;
Najm, FN .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2000, 8 (01) :18-29
[9]   Embedded power supply for low-power DSP [J].
Gutnik, V ;
Chandrakasan, AP .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1997, 5 (04) :425-435
[10]   Soft digital signal processing [J].
Hegde, R ;
Shanbhag, NR .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2001, 9 (06) :813-823