A 85-dB dynamic range multibit delta-sigma ADC for ADSL-CO applications in 0.18-/-μm CMOS

被引：21

作者：

Gaggl, R ^{[1
]}

Wiesbauer, A ^{[1
]}

Fritz, G ^{[1
]}

Schranz, C ^{[1
]}

Pessl, P ^{[1
]}

机构：

[1] Infineon Technol, A-9500 Villach, Austria

来源：

IEEE JOURNAL OF SOLID-STATE CIRCUITS | 2003年 / 38卷 / 07期

关键词：

analog-to-digital converter (ADC); asymmetrical digital subscriber line (ADSL); delta-sigma modulator; dynamic biasing;

D O I：

10.1109/JSSC.2003.813216

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A high-resolution multibit sigma-delta analog-to-digital converter (ADC) implemented in a 0.18-mum CMOS technology is introduced. The circuit is targeted for an asymmetrical digital subscriber line (ADSL) central-office (CO) application [3]. An area- and power-efficient realization of a second-order single-loop 3-bit modulator with an oversampling ratio of 96 is presented. The SigmaDelta modulator features an 85-dB dynamic range over a 300-kHz signal bandwidth. The measured power consumption of the ADC core is only 15 mW. An innovative biasing circuitry is introduced for the switched-capacitor integrators.

引用

页码：1105 / 1114

页数：10

共 20 条

[1] A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converter
Abo, AM
Gray, PR
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1999, 34 (05) : 599 - 606
[2] BAIRD RT, 1995, P ISCAS MAY, P13
[3] A cascaded sigma-delta pipeline A/D converter with 1.25 MHz signal bandwidth and 89 dB SNR
Brooks, TL
Robertson, DH
Kelly, DF
DelMuro, A
Harston, SW
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (12) : 1896 - 1906
[4] A FAST-SETTLING CMOS OP AMP FOR SC CIRCUITS WITH 90-DB DC GAIN
BULT, K
GEELEN, GJGM
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1990, 25 (06) : 1379 - 1384
[5] CARLEY LR, 1988, P IEEE CUST INT CIRC
[6] A 90-dB SNR 2.5-MHz output-rate ADC using cascaded multibit delta-sigma modulation at 8x oversampling ratio
Fujimori, I
Longo, L
Hairapetian, A
Seiyama, K
Kosic, S
Cao, J
Chan, SL
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2000, 35 (12) : 1820 - 1828
[7] A 3.3-V, 15-bit, delta-sigma ADC with a signal bandwidth of 1.1 MHz for ADSL applications
Geerts, Y
Marques, AM
Steyaert, MSJ
Sansen, W
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1999, 34 (07) : 927 - 936
[8] A high-performance multibit ΔΣ CMOS ADC
Geerts, Y
Steyaert, MSJ
Sansen, W
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2000, 35 (12) : 1829 - 1840
[9] JIN GM, 1992, IEEE J SOLID-ST CIRC, V27, P208
[10] JOSEF B, 1993, THESIS TU WIEN VIENN

← 1 2 →