Constitutive modelling of annealing behavior in through silicon vias-copper

被引:12
|
作者
Li, Yadong [1 ]
Chen, Pei [1 ,2 ]
Qin, Fei [1 ,2 ]
An, Tong [1 ,2 ]
Dai, Yanwei [1 ,2 ]
Zhang, Min [1 ]
Jin, Yifan [1 ]
机构
[1] Beijing Univ Technol, Fac Mat & Mfg, Inst Elect Packaging Technol & Reliabil, Beijing 100124, Peoples R China
[2] Beijing Univ Technol, Fac Mat & Mfg, Beijing Key Lab Adv Mfg Technol, Beijing 100124, Peoples R China
基金
中国国家自然科学基金;
关键词
Constitutive model; Annealing; TSV-Cu; Nanoindentation; Microstructure; CU MICRO-CYLINDERS; THROUGH-SILICON; ELASTIC-MODULUS; CURRENT-DENSITY; TSV; MICROSTRUCTURE; PROTRUSION; HARDNESS;
D O I
10.1016/j.matchar.2021.111359
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
The mechanical properties of electroplated copper (Cu) filled in through silicon vias (TSVs) play a key role in the thermo-mechanical reliability of TSV packages. Generally, it is necessary to anneal TSV-Cu after electroplating to stabilize its microstructure. Different annealing conditions could affect the microstructure and deformation behavior of TSV-Cu. Thermal and mechanical load during post-process and service life could often cause TSV-Cu reliability issues by its deformation, such as TSV-Cu pumping, interfacial delamination and back end of line (BEOL) cracking. To understand the deformation behavior of TSV-Cu, this article tries to obtain the constitutive equations of TSV-Cu under different annealing conditions. Nanoindentation tests and finite element method (FEM) inversion are used to establish a constitutive model of annealing behavior in TSV-Cu. The power law constitutive models are determined to describe the elastic and plastic behaviors. Strain rate and annealing soften effects are both found from the constitutive model. The microstructures of TSV-Cu are also characterized by electron backscatter diffraction (EBSD) to correlate with mechanical performance. Grain size increased with the increase of annealing temperature, and both hardness and yield strength follow the Hall-Petch relationship, which are meaningful for calculating the deformation of the TSV package and improving the thermomechanical reliability of the device.
引用
收藏
页数:9
相关论文
共 50 条
  • [21] Simulation of Copper Electrodeposition in Millimeter Size Through-Silicon Vias
    Braun, T. M.
    Josell, D.
    Deshpande, S.
    John, J.
    Moffat, T. P.
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 2020, 167 (16)
  • [22] Copper Electrodeposition Parameters Optimization for Through-Silicon Vias Filling
    Delbos, E.
    Omnes, L.
    Etcheberry, A.
    PROCESSING, MATERIALS, AND INTEGRATION OF DAMASCENE AND 3D INTERCONNECTS, 2010, 25 (38): : 109 - 118
  • [23] Superconformal Copper Deposition in Through Silicon Vias by Suppression-Breakdown
    Josell, D.
    Moffat, T. P.
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 2018, 165 (02) : D23 - D30
  • [24] Heating Rate Dependence of the Mechanisms of Copper Pumping in Through-Silicon Vias
    Yang, Hanry
    Lee, Tae-Kyu
    Meinshausen, Lutz
    Dutta, Indranath
    JOURNAL OF ELECTRONIC MATERIALS, 2019, 48 (01) : 159 - 169
  • [25] Enhancement of VCSEL Performances Using Localized Copper Bonding Through Silicon Vias
    Taleb, F.
    Pes, S.
    Paranthoen, Cyril
    Levallois, C.
    Chevalier, N.
    De Sagazan, O.
    Le Corre, A.
    Folliot, H.
    Alouini, M.
    IEEE PHOTONICS TECHNOLOGY LETTERS, 2017, 29 (13) : 1105 - 1108
  • [26] Comparative modelling of differential through-silicon vias up to 40 GHz
    Lu, Kuan-Chung
    Horng, Tzyy-Sheng
    ELECTRONICS LETTERS, 2013, 49 (23) : 1483 - 1484
  • [27] Investigations on the pumping behaviors of copper filler in Through-Silicon-vias (TSV)
    Su, Fei
    Yao, Ruixia
    Li, Tenghui
    Pan, Xiaoxu
    2017 IEEE 67TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2017), 2017, : 2073 - 2079
  • [28] Substrate bonding using electroplated copper through silicon vias for VCSEL fabrication
    Taleb, F.
    Levallois, C.
    Paranthoen, C.
    Chevalier, N.
    De Sagazan, O.
    Letoublon, A.
    Durand, O.
    26TH INTERNATIONAL CONFERENCE ON INDIUM PHOSPHIDE AND RELATED MATERIALS (IPRM), 2014,
  • [29] Electrical Modeling and Characterization of Copper/Carbon Nanotubes in Tapered Through Silicon Vias
    Rao, Madhav
    2017 30TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2017 16TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID 2017), 2017, : 366 - 371
  • [30] Heating Rate Dependence of the Mechanisms of Copper Pumping in Through-Silicon Vias
    Hanry Yang
    Tae-Kyu Lee
    Lutz Meinshausen
    Indranath Dutta
    Journal of Electronic Materials, 2019, 48 : 159 - 169