共 50 条
- [22] Copper Electrodeposition Parameters Optimization for Through-Silicon Vias Filling PROCESSING, MATERIALS, AND INTEGRATION OF DAMASCENE AND 3D INTERCONNECTS, 2010, 25 (38): : 109 - 118
- [27] Investigations on the pumping behaviors of copper filler in Through-Silicon-vias (TSV) 2017 IEEE 67TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2017), 2017, : 2073 - 2079
- [28] Substrate bonding using electroplated copper through silicon vias for VCSEL fabrication 26TH INTERNATIONAL CONFERENCE ON INDIUM PHOSPHIDE AND RELATED MATERIALS (IPRM), 2014,
- [29] Electrical Modeling and Characterization of Copper/Carbon Nanotubes in Tapered Through Silicon Vias 2017 30TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2017 16TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID 2017), 2017, : 366 - 371
- [30] Heating Rate Dependence of the Mechanisms of Copper Pumping in Through-Silicon Vias Journal of Electronic Materials, 2019, 48 : 159 - 169