Clock Synchronization in Virtualized Distributed Real-Time Systems Using IEEE 802.1AS and ACRN

被引:9
作者
Ruh, Jan [1 ]
Steiner, Wilfried [1 ]
Fohler, Gerhard [2 ]
机构
[1] TTTech Computertech AG, A-1040 Vienna, Austria
[2] TU Kaiserslautern, Dept Elect & Comp Engn, D-67663 Kaiserslautern, Germany
基金
欧盟地平线“2020”;
关键词
Clocks; Synchronization; Real-time systems; Virtual machine monitors; Virtualization; Upper bound; Task analysis; Hypervisor; clock synchronization; virtualization; ACRN; IEEE; 8021AS;
D O I
10.1109/ACCESS.2021.3111045
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Virtualization of distributed real-time systems enables the consolidation of mixed-criticality functions on a shared hardware platform, easing system integration. Time-triggered communication and computation can act as an enabler of safe hard real-time systems. A time-triggered hypervisor that activates virtual CPUs according to a global schedule can provide the means to allow for a resource-efficient implementation of the time-triggered paradigm in virtualized distributed real-time systems. A prerequisite of time-triggered virtualization for hard real-time systems is providing access to a global time base to VMs and the hypervisor. A global time base results from clock synchronization with an upper bound on the clock synchronization precision. We present a formalization of the notion of time in virtualized distributed real-time systems. We use this formalization to propose a virtual clock condition that enables us to test the suitability of a virtual clock for the design of virtualized time-triggered real-time systems focusing on clock synchronization. We discuss and model how virtualization, particularly resource consolidation versus resource partitioning, degrades clock synchronization precision. Finally, we apply our insights to model the IEEE 802.1AS clock synchronization protocol and derive an upper bound on the clock synchronization precision of IEEE 802.1AS in a virtualized distributed real-time system. We present our implementation of a dependent clock for ACRN that can be synchronized to a grandmaster clock. The results of our experiments illustrate that a type-1 hypervisor like ACRN implementing the dependent clock paradigm yields native clock synchronization precision. Furthermore, we show that the upper bound of clock synchronization precision derived from our model holds for a series of experiments featuring native and virtualized setups.
引用
收藏
页码:126075 / 126094
页数:20
相关论文
共 33 条
[1]  
Almeida L., 2004, Proceedings of the 4th ACM international Conference on Embedded Software, P95, DOI DOI 10.1145/1017753.1017772
[2]  
[Anonymous], 2016, P IEEE GLOB COMM C
[3]  
[Anonymous], 2020, INTEL 64 IA 32 ARCHI
[4]  
[Anonymous], Intel Ethernet Controller I210 Datasheet.
[5]  
[Anonymous], 2019, IEEE Standard 1588-2019
[6]  
[Anonymous], 2018, BIPM ANN REP TIM ACT, V13
[7]   Exact Response Time Analysis of Hierarchical Fixed-Priority Scheduling [J].
Balbastre, Patricia ;
Ripoll, Ismael ;
Crespo, Alfons .
2009 15TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS, PROCEEDINGS, 2009, :315-320
[8]  
Beckert M., 2015, P 52 ANN DES AUT C S, P182
[9]  
Beckert M., 2014, P 51 ANN DES AUT C D, P86
[10]  
Broomhead T., 2010, 9 USENIX S OP SYST D, P451