Nonvolatile Radiation Hardened DICE Latch

被引:0
|
作者
Pang, Tingting [1 ]
Kang, Wang [1 ,2 ]
Ran, Yi [1 ]
Zhang, Youguang [1 ]
Lv, Weifeng [2 ]
Zhao, Weisheng [1 ]
机构
[1] Beihang Univ, Spintron Interdisciplinary Ctr, Beijing 100191, Peoples R China
[2] Beihang Univ, Sch Comp Sci & Engn, Beijing 100191, Peoples R China
关键词
Dual interlocked storage cell (DICE); nonvolatility; single event upset (SEU); radiation hardened design; SENSING AMPLIFIER; MRAM; DESIGN;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Spintronic-based integrated circuits have been widely considered as potential candidates for space application, due to the fact that their core devices (e.g. magnetic tunnel junction, MTJ) are intrinsic insensitive to radiation effects. However, their CMOS peripheral circuits are still vulnerable to radiation effects. In order to solve this problem, radiation hardening techniques (by process or by design) arc supposed to be developed. Hardening by process turns to be impractical, as it is relatively expensive and inefficient, whereas solutions by design at circuit level are currently preferred. Specifically, the dual interlocked storage cell (DICE) has been proposed for radiation hardening design. The DICE is relatively robust against single event upset (SEU), but it is power-inefficiency as it uses a dual structure to store only one bit of data. In addition, the DICE should be always power-on to retain data, consuming much static power. In this paper, we propose a nonvolatile DICE latch (NV-DICE), by integrating two magnetic tunnel junctions (MTJs) into the cell, which exhibits great potential for protecting against SEU with nonvolatility for low power consumption. By utilizing STMicroelectronics 40 nm design kit and a compact MTJ model, hybrid simulations are performed to demonstrate the functionality and performance of the proposed NV-DICE.
引用
收藏
页数:4
相关论文
共 50 条
  • [21] A new radiation hardened by design latch for ultra-deep-sub-micron technologies
    Huang, Zhengfeng
    Liang, Huaguo
    14TH IEEE INTERNATIONAL ON-LINE TESTING SYMPOSIUM, PROCEEDINGS, 2008, : 175 - 176
  • [22] A ReRAM-Based Non-Volatile and Radiation-Hardened Latch Design
    Yan, Aibin
    Wei, Shaojie
    Chen, Yu
    Fan, Zhengzheng
    Huang, Zhengfeng
    Cui, Jie
    Girard, Patrick
    Wen, Xiaoqing
    MICROMACHINES, 2022, 13 (11)
  • [23] Edge triggered pulse latch design with delayed latching edge for radiation hardened application
    Wang, WZ
    Gong, HY
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2004, 51 (06) : 3626 - 3630
  • [24] A radiation-hardened hybrid RRAM-based non-volatile latch
    Ma, Yue
    Yang, Xueqin
    Bi, Jinshun
    Xi, Kai
    Ji, Lanlong
    Wang, Haibin
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2021, 36 (09)
  • [25] A memristor-based nonvolatile latch circuit
    Robinett, Warren
    Pickett, Matthew
    Borghetti, Julien
    Xia, Qiangfei
    Snider, Gregory S.
    Medeiros-Ribeiro, Gilberto
    Williams, R. Stanley
    NANOTECHNOLOGY, 2010, 21 (23)
  • [26] Delta DICE: A Double Node Upset Resilient Latch
    Eftaxiopoulos, Nikolaos
    Axelos, Nicholas
    Zervakis, Georgios
    Tsoumani, Kostas
    Pekmestzi, Kiamal
    2015 IEEE 58TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2015,
  • [27] High-performance radiation hardened NMOS only Schmitt Trigger based latch designs
    Ambika Prasad Shah
    Neha Gupta
    Michael Waltl
    Analog Integrated Circuits and Signal Processing, 2021, 109 : 657 - 671
  • [28] Low Overhead and High Stability Radiation-Hardened Latch for Double/Triple Node Upsets
    Zhengfeng Huang
    Hao Wang
    Dongxing Ma
    Huaguo Liang
    Yiming Ouyang
    Aibin Yan
    Journal of Electronic Testing, 2023, 39 : 289 - 301
  • [29] Low cost and highly reliable radiation hardened latch design in 65 nm CMOS technology
    Qi, Chunhua
    Xiao, Liyi
    Guo, Jing
    Wang, Tianqi
    MICROELECTRONICS RELIABILITY, 2015, 55 (06) : 863 - 872
  • [30] Low Overhead and High Stability Radiation-Hardened Latch for Double/Triple Node Upsets
    Huang, Zhengfeng
    Wang, Hao
    Ma, Dongxing
    Liang, Huaguo
    Ouyang, Yiming
    Yan, Aibin
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2023, 39 (03): : 289 - 301