Symmetric and asymmetric multilevel inverter topologies with reduced switching devices

被引:123
作者
Babaei, Ebrahim [1 ]
Kangarlu, Mohammad Farhadi [1 ]
Mazgar, Farshid Najaty [1 ]
机构
[1] Univ Tabriz, Fac Elect & Comp Engn, Tabriz, Iran
关键词
Multilevel inverter; Symmetric multilevel inverter; Asymmetric multilevel inverter; Reduced switching devices; CONVERTER TOPOLOGY; NUMBER;
D O I
10.1016/j.epsr.2011.12.013
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Multilevel inverters have been developed to handle high power and high voltage in the flexible power systems. These inverters offer some inherent advantages over conventional 2-level inverters. High quality of the output voltage of the multilevel inverters is one of the most important advantages. In this paper, new symmetric and asymmetric multilevel inverter topologies are proposed. The proposed multilevel inverters use reduced number of switching devices for a specified number of output voltage levels in comparison with the conventional multilevel inverters and other non-conventional topologies. Hybrid topologies extracted from the proposed topologies are proposed for operating in higher voltage levels. In order to validate the proposed topologies, the simulation results with PSCAD/EMTDC software as well as the experimental results from a laboratory prototype are presented. (C) 2011 Elsevier B.V. All rights reserved.
引用
收藏
页码:122 / 130
页数:9
相关论文
共 26 条
[1]   Reduction of dc voltage sources and switches in asymmetrical multilevel converters using a novel topology [J].
Babaei, E. ;
Hosseini, S. H. ;
Gharehpetian, G. B. ;
Haque, M. Tarafdar ;
Sabahi, M. .
ELECTRIC POWER SYSTEMS RESEARCH, 2007, 77 (08) :1073-1085
[2]   Asymmetric cascaded multilevel inverter with charge balance control of a low resolution symmetric subsystem [J].
Babaei, Ebrahim ;
Moeinian, Mohammad Sadegh .
ENERGY CONVERSION AND MANAGEMENT, 2010, 51 (11) :2272-2278
[3]   Optimal Topologies for Cascaded Sub-Multilevel Converters [J].
Babaei, Ebrahim .
JOURNAL OF POWER ELECTRONICS, 2010, 10 (03) :251-261
[4]   A Cascade Multilevel Converter Topology With Reduced Number of Switches [J].
Babaei, Ebrahim .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2008, 23 (06) :2657-2664
[5]  
Barcenas E., 2002, P POW EL C, V17, P1
[6]   Harmonic elimination in diode-clamped multilevel inverter using evolutionary algorithms [J].
Barkati, Said ;
Baghli, Lotfi ;
Berkouk, El Madjid ;
Boucherit, Mohamed-Seghir .
ELECTRIC POWER SYSTEMS RESEARCH, 2008, 78 (10) :1736-1746
[7]   A multilevel converter topology with fault-tolerant ability [J].
Chen, A ;
Hu, L ;
Chen, LF ;
Deng, Y ;
He, XN .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2005, 20 (02) :405-415
[8]   High-Efficient Multilevel Half-Bridge Converter [J].
Cho, In-Ho ;
Yi, Kang-Hyun ;
Cho, Kyu-Min ;
Moon, Gun-Woo .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2010, 25 (04) :943-951
[9]   Asymmetrical Multilevel Inverter for Traction Drives Using Only One DC Supply [J].
Dixon, Juan ;
Pereda, Javier ;
Castillo, Carlos ;
Bosch, Sebastian .
IEEE TRANSACTIONS ON VEHICULAR TECHNOLOGY, 2010, 59 (08) :3736-3743
[10]  
Ebrahimi J., 2010, IEEE T IND ELECTRON, V59, P655